Diagnosing and error correcting device in dynamic memory device
Abstract
Abstract PURPOSE:To improve reliability without reducing performance of a memory device by re-writing diagnosis and corrected data with a scheduled refreshing cycle. CONSTITUTION:When hard errors occur at a package with a memory array 1, the package is changed over to one package of a preliminary memory array 21. An action control circuit 26 receives a CNT33 and an REF31, decodes respective action modes of read/write and read refreshment and sends them to the memory array 1 and the preliminary memory array 21. Here, MRSELs 0-9 and MCSELs 0-9 are respectively selection signals to selectively supply RASs 0-3 and CASs 0-3 to one of memory packages 0-9, and by energizing MRSELs 8 and 9 instead of one pair out of MRSELs 0-7 and MCSELs 0-7, the memory package can be changed over from the memory array 1 to the preliminary array 21.
Inventors
- 👤 Yasuhiko Matsuura
- 👤 松浦 泰彦
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.