Semiconductor integrated circuit
Abstract
Abstract PURPOSE:To reduce the capacity between each of signal wires by a method wherein conductive plates connected to a constant power source in low resistance are provided on the upper layer or the lower layer of a signal wire layer through an insulating layer. CONSTITUTION:A semiconductor integrated circuit is constituted of a first-layer metal wiring 2 wherein ground wires have been formed, an N type diffusion layer 3 wherein the sources and drains of transistors have been formed, a polycrystalline silicon layer 6 wherein gates have been formed, a silicon oxide film layer 7 which is used for intergate or interlayer insulation, a first passivation layer 8, a second passivation layer 9 and a silicon substrate 10. A polycrystalline silicon layer 11, whereon ground potential has been impressed, and a second-layer metal wiring layer 12, whereon ground potential has been impressed, are provided on the upper layer or the lower layer of a first-layer metal wiring layer 1 wherein signal wires have been formed. As a result, the rate of the electric lines of force, which head for the signal wires 1 and conductive plates 11 and 12, is increased, thereby enabling to reduce the capacity between each of the signal wires.
Inventors
- 👤 Takeshi Mizukami
- 👤 武 水上
- 👤 Masumi Nakao
- 👤 真澄 中尾
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.