programmable logic array
Abstract
Abstract PURPOSE:To reduce power consumption by operating a sensor circuit only for a prescribed time formed on the basis of timing in a programmable logic array using a nonvolatile semiconductor element. CONSTITUTION:When an input signal is inputted to an input circuit 12, the input line to an NAND circuit 10 is selected by a decoder signal from the input circuit 12. Further, an edge sense circuit 15 detects the changeover timing of a signal from the decoder signal and a sense timing generating circuit 16 activates the sense circuit 13 for only a prescribed time based on the timing. Thus, it is during the period in which the sense circuit 13 is brought into the operating state by the sense timing generating circuit 16 when a current flows to the sense circuit 13.
Inventors
- 👤 Mikio Kyomasu
- 👤 幹雄 京増
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.