Patent JPS60148165A successfully refreshed from Google Patents.
← Back to Patent Explorer
JPS60148165A Expired / Lapsed JP ⏱️ 0.0 years remaining

Manufacture of semiconductor memory device

Assignee: Toshiba Corp
•
Filing: 1984-01-13
•
Granted: —
•
Expires: 2004-01-13
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To microminiaturize a semiconductor memory device by regulating a space between a first groove formed in an element region and a second groove shaped in a memory capacitor region by a second mask through the leaving of a side wall. CONSTITUTION:A laminated film consisting of an SiO2 film 22 and an Si3N4 film 23 is formed on a p type silicon substrate 21, and the laminated film is patterned to a predetermined shape to form first masks 241, 242. An SiO2 film 25 is deposited on the whole surface, and left as first masks 251, 252 through the etching of the whole surface. The Si substrate 21 is etched while using the first masks 241, 242 and the second masks 251, 252 as etching-resisting masks to form a first groove 26. An SiO2 film 27 is buried in the first groove 26. Photoresists 281, 282 are shaped, and second grooves 291, 292 are formed while using the photoresists 281, 282 the second masks 251, 252 and the buried SiO2 film 27 as etching-resisting masks. Sections among the second grooves 291, 292 in a memory capacitor region and the first groove 26 in an element isolation region are brought to the state in which the sections are divided by the walls of thin silicon layers self-aligned by the second masks 251, 252.

Inventors

  • 👤 Sunao Shibata
  • 👤 直 柴田

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-01 12:21
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/30; H10B12/37; H10D; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/02; H10D84/03; H10D84/038; H10P; H10P50/00; H10P50/69; H10P50/691; H10P50/693; H10P50/695; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/014; H10W10/0143; H10W10/0145; H10W10/10; H10W10/17; Y; Y10; Y10S; Y10S148/00; Y10S148/014; Y10S148/05; Y10S148/168

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag