Manufacture of integrated circuit from which bottom insulator is isolated
Abstract
Abstract PURPOSE:To form an inter-element isolation region comparatively easily by leaving a frame-shaped reinforcing section in a section corresponding to the external region of the isolation region, forming a recessed section reaching the inter-element isolation region from the back of a wafer and isolating the bottom of an insular region by insulator. CONSTITUTION:Four p type regions 17, 18, 19, 20 are formed through a boron diffusion, and four n<+> type regions 21, 22, 23, 24 are formed through a phosphorus diffusion. Openings are formed to the SiO2 film 25 of the surface of the wafer, aluminum is evaporated, and electrodes 26 and wirings for each element are formed. An electrode 27 is also formed to the back 8b of the wafer 8. The electrode 26a, 26b sections for connecting external leads are removed, and a polyimide resin layer 28 is formed on the surface of the wafer 8. The electrode 27 and an n<+> type silicon substrate 6 are etched from the back 8b side of the wafer, and the recessed section 29 reaching the bottom of the groove, the inter- element isolation region 12, is formed. The positions of chain lines 32 are cut, the wafer 8 is isolated as an IC chip, and the IC chip 33 of side-surface dielectric isolation/bottom air insulation isolation is completed.
Inventors
- 👤 Masahiro Ogino
- 👤 荻野 方宏
- 👤 Shunichi Sato
- 👤 俊一 佐藤
- 👤 Takeshi Sugihara
- 👤 毅 杉原
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.