Master slice integrated circuit device
Abstract
Abstract PURPOSE:To ensure channels required without lowering efficiency on the use of fundamental cells by using at least two blocks of the cells and forming a plurality of channels exclusive for wirings between these blocks. CONSTITUTION:The fundamental cells 2 are divided into four and arranged on a semiconductor chip 1 as A-D, and the channels 4 exclusive for wirings are formed among these fundamental cell blocks A-D apart from conventional channels 3 among the fundamental cells. Consequently, when electronic circuits set up to the fundamental cell block A and the fundamental cell block D are connected by using a plurality of wirings, they can be wired without crushing the fundamental cells. Accordingly, efficiency on the use of the cells is improved, and the degree of integration is also enhanced.
Inventors
- 👤 Satoru Hattori
- 👤 悟 服部
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.