← Back to Patent Explorer
JPS5892230A Expired / Lapsed JP ⏱️ 0.0 years remaining

Semiconductor device

Assignee: Mitsubishi Electric Corp
•
Filing: 1981-11-27
•
Granted: —
•
Expires: 2001-11-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To permit high speed and to increase the reliability of a wiring connection and integration by a method wherein various kinds of semiconductor substrates having different sizes and projected electrodes formed on the main surfaces of integrated circuits are alternately and three dimensionally stacked by projected inter-electrode connections or connections between the rears of the semiconductor substrates. CONSTITUTION:In the drawing, the numeral 1 is a ceramic substrate, 3 are internal leads, 4 are metallic leads such as gold wires, Al wires, 6 are pads formed by locating at the circumference sections on the main surfaces of the semiconductor substrates, and 8 are projected electrodes formed on the main surfaces of the semiconductor substrates. Said substrates are the semiconductor substrates formed different sized memory circuits and the substrates are three diemensionally stacked on the ceramic substrate 1 in the order of larger semiconductor substrates. Electrical contacts are available for the integrated circuits on the semiconductor substrates through external and internal leads 3-gold wires 4 by electrical paths made by the combinations of interbumps 8-pads 6-gold wires 4 or interbumps 8-gold wires 4-pads 6 or the like.

Inventors

  • 👤 Hidenobu Ishikura
  • 👤 石倉 秀信

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-10-29 09:06
CPC Classifications
H; H10; H10W; H10W90/00; H10W70/00; H10W70/60; H10W70/67; H10W70/68; H10W70/682; H10W72/00; H10W72/071; H10W72/072; H10W72/07231; H10W72/07236; H10W72/075; H10W72/07551; H10W72/07554; H10W72/50; H10W72/531; H10W72/5363; H10W72/541; H10W72/547; H10W72/551; H10W72/552; H10W72/5522; H10W72/5524; H10W72/59; H10W72/90; H10W72/951; H10W72/952; H10W90/701; H10W90/721; H10W90/722; H10W90/724; H10W90/751; H10W90/752; H10W90/754; H10W90/756

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

JPS5081475A Cited
JPS51102566A Cited
JPS5337383A Cited
JPS56103455A Cited
JPS56137665A Cited
JPS56148857A Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag