Patent JPS5892136A successfully refreshed from Google Patents.
JPS5892136A
Expired / Lapsed
JP
⏱️ 0.0 years remaining
Transfer gate circuit
Assignee: NEC Corp
•
Filing: 1981-11-26
•
Granted: —
•
Expires: 2001-11-26
Abstract
Abstract PURPOSE:To obtain a transfer gate using one clock line, by connecting a P channel MOS transistor and an N channel MOS transistor in cascade. CONSTITUTION:A transfer gate TGN is an N channel MOST and a transfer gate TGP is a P channel MOST, and the same clock PHI is applied to both the transfer gates TGN and TGP. Thus, when the clock PHI is H, the transfer gate TGN turns on and the transfer gate TGP turns off. When the clock PHI is L, the transfer gate TGN turns off and the transfer gate TGP turns on. Thus, the same operation as conventional circuits is obtained.
Inventors
- 👤 Kunimitsu Fujiki
- 👤 藤木 國光
Bibliographic Details
Application Number
—
Jurisdiction
JP
Data Source
google_patents
Last Synchronized
2026-10-29 20:24
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/687
Claims Analysis
Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.