Buffer memory control system
Abstract
Abstract PURPOSE:To increase the hit rate to a program and to optimize main storage area allocation dynamically by measuring the use frequency and hit rate of every segment, and altering the allocation of a main storage area according to the measured results. CONSTITUTION:An address register 1 is equipped with a block number specification part 11 stored with keys for retrieving whether a reference block resides in a buffer memory 6 or not, a set number specification part 12, and an in-block relative address specification part 13. Then, the storage area in a main storage device 7 is divided into segments, and the storage area in the main storage device 7 are allocated to the respective segments; and a CPU measures reference frequencies and hit rates corresponding to the segments, and the allocation of the storage area of the main storage 7 to the segments is altered dynamically according to the measured results, the kind of the program, or the both.
Inventors
- 👤 Yasuyuki Obara
- 👤 小原 康幸
- 👤 Masami Takada
- 👤 正美 高田
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.