Driving system of dynamic semiconductor storage device
Abstract
Abstract PURPOSE:To reduce the power consumption, by actuating only the word decoder part where the desired row exists in the access active mode. CONSTITUTION:In the access active mode, an address buffer 5R' sets either one of the row address clock signals RAC1 and RAC2 at 1 and the other at O based on the address signals A7 and A7'. As a result, either one of the row group circuits 6R-1 and 7R-1 and a memory block BK1 or the row group circuits 6R-2 and 7R-2 and a memory block BK2 works. In the refresh active mode, both signals RAC1 and RAC2 are set at 1 regardless of the signal A7 or A7'. As a result, the circuits 6R-1, 6R-2, 7R-1, 7R-2 and blocks BK1 and BK2 work simultaneously. This reduces the power consumption of a row decoder. For instance, in the case of 2 blocks, the power consumption can be reduced down to about 1/ 2 for the circuits ranging from a word line driver through a sense amplifier.
Inventors
- 👤 Yoshihiro Takemae
- 👤 義博 竹前
- 👤 Tomio Nakano
- 👤 中野 富男
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.