Logical circuit for trigger control
Abstract
Abstract PURPOSE:To execute inverting operation surely, by adding the information of unfinished inverting operation of a flip-flop circuit to a trigger signal generating means and widening the pulse width of a trigger signal. CONSTITUTION:A trigger signal 7 is formed 103 by an output 5 of a D type flip- flop 101 taking an input signal 1 and a clock signal 2 as input and an inverting clock 6. The trigger signal 7 triggers an FF105 via an AND gate 104. On the other hand, an output 8 of the AND gate 104 is applied to a suppression input terminal of an NAND gate 300 with suppression type input terminal, and since and output 10 of the NAND gate 300 is kept to L level until the inverting operation of an FF105 is finished, the pulse width of the trigger signal 7 is widened. When the inverting operation of the FF105 is finished, the output of the NAND gate 300 is at H level, and the trigger input of a flip-flop 105 is absent.
Inventors
- 👤 Takafumi Shimizu
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.