Patent JPS5757033A successfully refreshed from Google Patents.
← Back to Patent Explorer
JPS5757033A Expired / Lapsed JP ⏱️ 0.0 years remaining

Logical operation circuit using complementary mis field effect transistor

Assignee: NTT Inc
•
Filing: 1980-09-22
•
Granted: —
•
Expires: 2000-09-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To obtain an inverter function, an NAND function, etc. simultaneously, by combining the first and the second complementary inverter circuits and a diode. CONSTITUTION:An output terminal m12 of a complementary inverter circuit I1 is connected to an output terminal m22 of a complementary inverter circuit I2 through a unilateral element D1. Only when logical inputs A and B are 0 and 1, respectively, the element D1 is conductive, and logical outputs E and F become 1 together. In this circuit, the logical output E is obtained as the inversion output of the input A, and the output F is obtained as an NAND output between inputs A and B.

Inventors

  • 👤 Hideki Fukuda
  • 👤 Ryota Kasai

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-10-29 20:50
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/094; H03K19/0944; H03K19/0948

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

JPS5036145A Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag