Patent JPS567480A successfully refreshed from Google Patents.
← Back to Patent Explorer
JPS567480A Expired / Lapsed JP ⏱️ 0.0 years remaining

Film transistor

Assignee: Mitsubishi Electric Corp
•
Filing: 1979-06-29
•
Granted: —
•
Expires: 1999-06-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To obtain a film transistor which causes no erroneous action by using an amorphous Si layer as an active semiconductor region and providing light barrier layer consisting similarly of amorphous Si on both surfaces of the above layer. CONSTITUTION:The first light barrier film 14 consisting of amorphous Si formed by doping 0.1% or more of impurities is formed on a transparent substrate 11 such as glass or the like. The full surface of the above film is coated with the first insulating film 15. Then, a source electrode 6 and a drain electrode 7 are provided at a suitable interval on the film 15. While burying the space between these electrodes, an amorphous Si active layer 12 including H2 from several % to several tens % on its full surface and having a uniform thickness is stacked by glow discharge or the like. Thereafter, the surface is again coated with the second insulating film 13, on which a gate electrode 5 corresponding to the electrodes 6 and 7 is mounted. The second amorphous Si light barrier film 16 is formed on both sides of the above gate electrode 5 while positioning on the film 13. By this procedure, when this transistor is used in a liquid crystal display device, no erroneous action due to irradiation of light occurs.

Inventors

  • 👤 Yoshinori Yukimoto

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-10-30 06:36
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/67; H10D30/6729; H10D30/673; H10D30/6731; G; G02; G02F; G02F1/00; G02F1/01; G02F1/13; G02F1/133; G02F1/136; G02F1/1362; G02F1/1368; H10D30/674; H10D30/6741; H10D30/6743; H10D30/6746; G02F1/1333; G02F1/1335; G02F1/133509; G02F1/133512; G02F2202/00; G02F2202/10; G02F2202/103

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

JPS5226876A Cited
JPS5375784A Cited
JPS5375785A Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag