Patent JPS5651870A successfully refreshed from Google Patents.
← Back to Patent Explorer
JPS5651870A Expired / Lapsed JP ⏱️ 0.0 years remaining

Manufacture of complementary type mos semiconductor device

Assignee: Oki Electric Industry Co Ltd
•
Filing: 1979-10-05
•
Granted: —
•
Expires: 1999-10-05
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To reduce the number of masks and a parasitic capacity between source and drain regions under a gate region by thickening oxide films provided on a semiconductor substrate at the regions except a gate region wherein self-matching gate region formation is permitted. CONSTITUTION:A P<-> type well region 14 is formed on an N type Si substrate by diffusion. An SiO2 film 16 and an Si3N4 film 17 are formed by stacking the films on the whole surface. Next, openings 18 and 19 are bored through the stacking films to form the P<+> type source and drain regions 20 and 21 of a P channel section by diffusion. Furthermore, the P<+> type channel stopping regions 22 and 23 of an N channel section are also formed by locating the regions at the end sections of the region 14. Then, thick oxide films 24 are produced on these regions by thermal treatment to provide gate oxide films 28 and 26 by removing the films 17 and 16. Then N<+> type source and drain regions 29 and 30 of an N channel section contacting with the regions 23 and 22 are formed by diffusion in the region 14 by consisting films 28 and 26 as masks. Furthermore, N<+> type stoppng regions 31 and 32 of a P channel section contacting with the regions 22 and 21 are formed.

Inventors

  • 👤 Junichi Ochiai
  • 👤 Hiroyuki Muto

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-07 20:04
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/02; H10D84/03; H10D84/038

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

JPS4940872A Cited
JPS5075771A Cited
JPS5128474A Cited
JPS5153485A Cited
JPS52131483A Cited
JPS53110480A Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag