Testing method for memory element and pattern generator for test
Abstract
Abstract PURPOSE: To make it possible to detect many faults of memory elements and selection mechanism simultaneously at a low access frequency by dividing a memory area into two groups according to the parity of the number of "1"s in address information and by making tests by writing data different between both groups. CONSTITUTION: The memory area of the memory element is divided into group A for address information containing an even number of bits "1" and group B for that containing an odd number of bits "1". Then, "1"(or "0") is written in one group on the whole to take a read and collation of the whole memory area and after "0"(or "1") is written in the other whole group, "1"(or "0") is written in the former group on the whole to perform a read and collation of the whole memory area. COPYRIGHT: (C)1981,JPO&Japio
Inventors
- 👤 Tsutomu Ishikawa
- 👤 Kazumitsu Matsuzawa
- 👤 Noboru Onishi
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.