Insulated gate type field effect transistor
Abstract
Abstract PURPOSE:To provide an insulated gate type field effect transistor having high withstand voltage by forming the transistor (IGFET) of a circular drain region, a region having the same conducting type as the drain region and making contact therewith low impurity density, and an annular source region having the same conducting type as the drain region spaced therefrom. CONSTITUTION:A circular N<+>-type drain region 22 is diffused at the center of a P-type semiconductor substrate 21, and an N<->-type annular region 23 having lower density in impurity than the region 22 and shallower diffusing depth in N<->-type annular region 23 than the region 22 is formed around the region 22. Then, a similarly annular N<+>-type source region 24 to the substrate 21 spaced from the region 23 is diffused in the substrate 21, and a similarly annular gate electrode 25 is mounted through an annular gate oxide film 26 between the regions 22 and 24 to form an IGFET. When an ion is implanted to the outside of the region 24 to form a P<+>-type channel cut region 27 and a thick field oxide film is coated thereon in this manner, no impurity density is altered in the respective regions to eliminate the decrease of the withstand voltage in the transistor.
Inventors
- 👤 Hiroshi Iwahashi
- 👤 Masamichi Asano
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.