Bus check system
Abstract
Abstract PURPOSE:To detect securely a fault of a data bus and also to detect the faulty bus concretely by checking whether the bus is in normal operation even when communication data of the bus are asynchronous mutually. CONSTITUTION:Inputs from transmission-side buses L0, L1 and L2 are supplied to multiplexer 1, the output of which is sent to counter 2. Inputs from reception- side buses L0', L1' and L2', on the other hand, are input to multiplexer 5, whose output is supplied to counter 6. The output of transmission-side counter 2 passes through AND circuit 3 to obtain signal A for control over counter 9, and the output of reception-side counter 6 changes into signal B by passing through AND circuit 7 to control counter 10. Therefore, even when communication data of the bus by counters 9 and 10 are asynchronous mutually, a check on whether the bus is in normal operation can be made, so that a fault of the data bus and the faulty bus can be detected securely and concretely.
Inventors
- 👤 Takahiro Sakuraba
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.