Parity check system
Abstract
Abstract PURPOSE: To obtain the parity check system in which effective use of memories can be made, by reading out the parity bit based on the address from parity bit ROM for parity check. CONSTITUTION: When ROM1 1 is selected with CPU, the address signal is fed also to the parity bit ROM3, the parity bit corresponded is read out and fed to the parity check circuit 7 via the AND circuits 5 1 ..., OR circuit 6 open through the selector 4 to which the selection signal is fed. Further, the parity check for the data bit read out from ROM1 1 is made. With this constitution, the same capacity as the data capacity can not necessarily be assigned to each ROM1 1 ... for the parity bit use, allowing to effectively use the memory. COPYRIGHT: (C)1981,JPO&Japio
Inventors
- 👤 Hajime Harada
- 👤 Yasuji Hatakeyama
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.