Non-volatile semiconductor memory device
Abstract
Abstract PURPOSE:To increase gm, by placing the high concentration region of the same type as the substrate to a part of the source or drain layer with self-alignment, covering the floating gate electrode locally with this region, and determining a part of the shape with self-alignment to the control gate electrode. CONSTITUTION:On the gate oxide film 4 on the P<-> type Si substrate 1, the control electrode 7 of phosphorus added polycrystal Si is placed via the floating gate electrode 5 of phosphorus added polycrystal Si and second gate oxide film 6. The electrode 5 is determined for the shape with self-alignment partly to the electrode 7, and the ends are in agreement. The P layer 8 is provided with self-alignment by B ion injection, by taking the electrode as a mask, phosphorus is added with self- alignment to form the N<+> layers 9 and 10. Next, the electrodes 13 and 14 are attached with selective open window. Since the hot carrier injection is located near the drain, it is not necessary to coat the overall channel by the electrode 5, the area of the electrode 5 is taken small, the threshold voltage is changed greater, and further, the channel part opposing to the electrode 6 directly obtains greater conductiviry with the control voltage than others, to form the memrory device excellent in performance.
Inventors
- 👤 Masanori Kikuchi
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.