Structure of a semiconductor device having a plurality of IC chips
Abstract
Abstract Translated from Japanese (57)【要約】 【課題】 二つのICチップ2,3を、これらの電極パ ッド2b,3aの相互間を電気的に接続した状態で一体 化する場合に、そのコストの低減と、電気的接続の確実 性を向上する。 【手段】 前記両電極パッド2b,3aのうち一方の電 極パッド3aにバンプ3bを、他方の電極パッド2b に、当該電極パッドを覆うバリアメタル2dを設け、更 に、前記両ICチップ2,3の相互間を、その間に介挿 した導電粒子混入の接着フィルム4にて、前記バンプ3 bが当該接着フィルム4を圧縮変形するようにして接着 する。 (57) Abstract: When two IC chips (2) and (3) are integrated with their electrode pads (2b) and (3a) electrically connected to each other, cost reduction and electrical Improve connection reliability. A bump (3b) is provided on one electrode pad (3a) of the two electrode pads (2b, 3a), and the other electrode pad (2b) is provided. Is provided with a barrier metal 2d covering the electrode pad. Further, the bumps 3 are formed between the two IC chips 2 and 3 by an adhesive film 4 containing conductive particles interposed therebetween. b is bonded so that the adhesive film 4 is compressed and deformed.
Inventors
- 👤 Kazutaka Shibata
- 👤 和孝 柴田
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.