Patent JPH0946212A successfully refreshed from Google Patents.
← Back to Patent Explorer
JPH0946212A Expired / Lapsed JP ⏱️ 0.0 years remaining

CMOS circuit

Assignee: NTT Inc
•
Filing: 1995-07-26
•
Granted: —
•
Expires: 2015-07-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PROBLEM TO BE SOLVED: To provide a CMOS circuit which can execute low voltage driving, has a high speed operation characteristic and a low leak current characteristic, and in which the control method of an output signal is simple and the improvement of operation speed is easy. SOLUTION: A CMOS output stage is constituted of the PMOS transistor 15 of low threshold voltage and the NMOS transistor 16 of high threshold voltage. A low threshold NMOS transistor 13 is connected between an inverter 11 driving the transistor 15 and a low potential power terminal 2. A low threshold PMOS transistor 14 is connected between an inverte 12 driving the transistor 16 and a high potential power terminal 1. Common signals are inputted to the inverters 11 and 13, and the transistors 13 and 14 are controlled by complementary control signals CL and *CL.

Inventors

  • 👤 Takahiro Hatano
  • 👤 孝裕 羽田野
  • 👤 Yasuyuki Matsutani
  • 👤 康之 松谷

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-08 15:33
CPC Classifications
—

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag