Patent JPH08213541A successfully refreshed from Google Patents.
← Back to Patent Explorer
JPH08213541A Expired / Lapsed JP ⏱️ 0.0 years remaining

Semiconductor device

Assignee: Hitachi Ltd
•
Filing: 1995-11-13
•
Granted: —
•
Expires: 2015-11-13
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE: To enhance semiconductor chips provided on a module board in mounting density by a method wherein bump electrodes of different functions are provided so as not to confront each other, and the semiconductor chips connected to different leads are formed into groups. CONSTITUTION: Eight semiconductor chips 4A and 4B and eight semiconductor chips 4C and 4D are mounted on the front and rear of a module board 1 respectively. The semiconductor chips 4A to 4D are made to form an SRAM, and the surfaces of the semiconductor chips where semiconductor elements or wirings are provided are molded with silicone rubber or resin 7. Bump electrodes 6 of solder, Au or the like are provided on the semiconductor chips 4A to 4D respectively, and leads 5A to 5D are connected to the bump electrodes 6 through a TAB method. The semiconductor chip 4A is stacked on the semiconductor chip 4B, the leads 5A and 5B of them of the same function are connected together with solder. On the rear side of the module board 1, the semiconductor chips 4C and 4D and leads 5C and 5D are disposed the same as above. A semiconductor chip of different function from the other semiconductor chips is a decoder 3, and one selected out of eight semiconductor chips is made to serve as a decoder on both the front and rear of a module board.

Inventors

  • 👤 Masayuki Watanabe
  • 👤 昌行 渡辺
  • 👤 Toshio Sugano
  • 👤 利夫 菅野
  • 👤 Seiichiro Tsukui
  • 👤 誠一郎 津久井
  • 👤 Takashi Ono
  • 👤 貴司 小野
  • 👤 Yoshiaki Wakashima
  • 👤 喜昭 若島

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-03 17:23
CPC Classifications
H; H05; H05K; H05K1/00; H05K1/18; H05K1/181; H05K3/00; H05K3/30; H05K3/32; H05K3/34; H05K3/341; H05K3/3421; H10; H10W; H10W72/00; H10W72/071; H10W72/072; H10W72/07251; H10W72/20

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag