Patent US4909619A successfully refreshed from Google Patents.
Patent JPH0774170A successfully refreshed from Google Patents.
← Back to Patent Explorer
JPH0774170A Expired / Lapsed JP ⏱️ 0.0 years remaining

Wiring pattern manufacturing method

Assignee: Sony Corp
•
Filing: 1993-08-31
•
Granted: —
•
Expires: 2013-08-31
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Translated from Japanese (57)【要約】 (修正有) 【構成】 第1の配線層上に形成されたオフセット酸化 膜上に例えばSi x O y N z 膜よりなる反射防止膜を形 成し、反射防止膜上にレジストを設けて、パターニング を行い積層膜6を形成する。この積層膜6にサイドウォ ール7を形成する。サイドウォール7で囲まれた領域の うち、必要な領域にn形の不純物例えばリン(P)を選 択的にイオン注入してシリコン基板1の表面にn形の不 純物拡散領域11を形成する。サイドウォール7の内側 に第2のサイドウォール9を形成すると同時にシリコン 基板1まで達するコンタクトホール10を自己整合的に 形成する。最後に第2の配線層12を形成する。 【効果】 反射膜に光学適的な変質を起こさせず、定在 波効果を抑圧でき、良好なパターニングができ、絶縁膜 の膜減りを低減できる。 (57) [Summary] (Modified) [Configuration] An antireflection film made of, for example, a Si x O y N z film is formed on the offset oxide film formed on the first wiring layer, and the antireflection film is formed on the antireflection film. A resist is provided and patterned to form the laminated film 6. Sidewalls 7 are formed on the laminated film 6. An n-type impurity such as phosphorus (P) is selectively ion-implanted into a necessary region of the region surrounded by the sidewalls 7 to form an n-type impurity diffusion region 11 on the surface of the silicon substrate 1. The second side wall 9 is formed inside the side wall 7, and at the same time, the contact hole 10 reaching the silicon substrate 1 is formed in a self-aligned manner. Finally, the second wiring layer 12 is formed. [Effects] The standing wave effect can be suppressed, good patterning can be performed, and the loss of the insulating film can be reduced without causing the optical property of the reflective film to change.

Inventors

  • 👤 Masanori Tsukamoto
  • 👤 雅則 塚本

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-08 00:20
CPC Classifications
H; H10; H10P; H10P50/00; H10P50/73; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/069

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag