Capacitive element for integrated circuit and manufacturing method thereof
Abstract
Abstract Translated from Japanese (57)【要約】 【目的】 容量を変化させて、集積回路のインピーダン ス整合を容易にかつ安価に行うことができる集積回路用 容量素子を提供する。 【構成】 MIC基板100上に形成された半円形状の 下地電極層1と、その中心が下地電極層1の半円の中心 上に配置されるよう基板100,及び下地電極層1に形 成された円柱状の中間誘電体層2と、該中間誘電体層2 上に配置された半円形状の上地電極層3とを備え、上地 電極層3が中間誘電体層2上を回転移動できるようにし た。 (57) [Summary] [Object] To provide a capacitive element for an integrated circuit, which can change the capacitance to easily and inexpensively perform impedance matching of the integrated circuit. [Structure] A semicircular base electrode layer 1 formed on a MIC substrate 100, and formed on the substrate 100 and the base electrode layer 1 such that the center thereof is located on the center of the semicircle of the base electrode layer 1. Columnar intermediate dielectric layer 2 and the intermediate dielectric layer 2 The upper electrode layer 3 having a semicircular shape arranged above is provided so that the upper electrode layer 3 can be rotationally moved on the intermediate dielectric layer 2.
Inventors
- 👤 Hiroto Matsubayashi
- 👤 弘人 松林
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.