Semiconductor device and manufacturing method thereof
Abstract
Abstract Translated from Japanese (57)【要約】 【目的】 MIS構造の半導体装置及びその製造方法に 関し、動作速度の向上及び特性の均一性を向上する。 【構成】 MIS構造の半導体装置において、ゲート電 極5Gがα−Ta膜5αよりなる構造、ゲート電極がTiN とα- Taの積層膜よりなる構造、ゲート絶縁膜が多結 晶SiC よりなりゲート電極がα−Ta膜よりなる構造、 及びスパッタ形成したβ−Ta膜のゲート電極領域のみ 選択的にα−Taとなし、α−Taとβ−Taとの選択 エッチング性を用いて上記Ta膜からα−Taゲート電 極をパターニングする工程を有する上記半導体装置の製 造方法。 (57) [Summary] [Object] To improve a semiconductor device having a MIS structure and a method for manufacturing the same, and to improve operation speed and uniformity of characteristics. [Structure] In a semiconductor device having a MIS structure, the gate electrode 5G has a structure including an α-Ta film 5α, and the gate electrode is TiN. A structure in which a gate insulating film is made of polycrystalline SiC and a gate electrode is made of an α-Ta film, And a step of selectively forming only the gate electrode region of the sputtered β-Ta film as α-Ta, and patterning the α-Ta gate electrode from the Ta film using the selective etching property of α-Ta and β-Ta. A method of manufacturing the semiconductor device, including:
Inventors
- 👤 Masafumi Nakaishi
- 👤 雅文 中石
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.