Patent JPH0653684A successfully refreshed from Google Patents.
← Back to Patent Explorer
JPH0653684A Expired / Lapsed JP ⏱️ 0.0 years remaining

Thin film multilayer wiring board and module using the same

Assignee: Hitachi Ltd
•
Filing: 1992-07-29
•
Granted: —
•
Expires: 2012-07-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Translated from Japanese (57)【要約】 【構成】絶縁層の表面に微細配線パターンが形成された 薄膜配線層が複数積層され、該薄膜配線層の層間に弾性 率が100GPa以上の低熱膨張金属からなる配線層 (シールド層)が絶縁層を介して形成され、全体の熱膨 張係数が常温で1×10~ 5 K~ 1 以下であることを特徴と する薄膜多層配線基板。 【効果】弾性率が100GPa以上の低熱膨張金属層に より薄膜多層配線基板全体の熱膨張係数を搭載されるL SIおよび厚膜基板と整合するので、製造時および運転 時の熱応力による層間剥離、クラック等が抑制され、高 多層化,大面積化が可能となり、実装密度および信号伝 送速度が向上する。 (57) [Summary] [Structure] A plurality of thin film wiring layers each having a fine wiring pattern formed on the surface of an insulating layer are laminated, and a wiring layer made of a low thermal expansion metal having an elastic modulus of 100 GPa or more is provided between layers of the thin film wiring layers ( A thin film multilayer wiring board, wherein a shield layer) is formed via an insulating layer, and the coefficient of thermal expansion of the whole is 1 × 10 to 5 K to 1 or less at room temperature. [Effect] The coefficient of thermal expansion of the entire thin film multilayer wiring board is mounted by the low thermal expansion metal layer having an elastic modulus of 100 GPa or more. Since it is matched with the SI and the thick film substrate, delamination, cracks and the like due to thermal stress during manufacturing and operation are suppressed, and it is possible to increase the number of layers and the area of the multilayer, and the packaging density and the signal transmission speed are improved.

Inventors

  • 👤 Yuuichi Satsuu
  • 👤 祐一 佐通
  • 👤 Takao Miwa
  • 👤 崇夫 三輪
  • 👤 Masahiro Suzuki
  • 👤 正博 鈴木
  • 👤 Osamu Miura
  • 👤 修 三浦
  • 👤 Kunio Miyazaki
  • 👤 邦夫 宮崎
  • 👤 Akio Takahashi
  • 👤 昭雄 高橋
  • 👤 Akio Kobi
  • 👤 昭夫 向尾
  • 👤 Fumiyuki Kobayashi
  • 👤 二三幸 小林
  • 👤 Nobuaki Oki
  • 👤 伸昭 大木
  • 👤 Tsutomu Imai
  • 👤 勉 今井
  • 👤 Takatsugu Takenaka
  • 👤 隆次 竹中

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-09 14:14
CPC Classifications
—

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag