Logic circuit
Abstract
Abstract PURPOSE:To make the circuit operation stable by feeding back an inphase signal being a delayed output signal to an input 1st stage transistor(TR) to control an input switching level. CONSTITUTION:The circuit is provided with a circuit block PL comprising P-channel MOS TRs Qpl1, Qpl2 and a circuit block PN comprising N-channel MOS TRs Qnl1, Qnl2. Moreover, a 1st P-channel MOS TR Qpl receiving a signal in phase with an output signal O as its gate input and a 2nd P-channel MOS TR Qp2 receiving a ground voltage VSS as its gate input are connected in parallel between the circuit block PL and a power supply VCC. In such a case, since the TR QP1 acts like a current control TR, not only an output signal is settled quickly but also a current flowing between power supplies is less when at least one of input signals 11,12 transfers to a logic voltage H. Thus, the entire circuit is operated stably.
Inventors
- 👤 Hiroshige Hirano
- 👤 博茂 平野
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.