Parallel process ordering system
Abstract
Abstract PURPOSE:To attain parallel execution in parallel process ordering by providing respective network switches constituting a multistage connection network with a function for connecting instructions. CONSTITUTION:Respective processors PEi 1 are connected so as to directly access respective memory modules MMi 2, but are connected through the multistage connection network MIN 3 at the time of accessing the memory module MMj (j not equal to i) and communicating with a processor PEj. Namely, the subject system has a mechanism for connecting a swap-and-send instruction (SAS instruction) and plural SAS instructions meating in the MIN 3. Thus, ordering can be attained by connecting a communication channel between parallel processing and the parallel execution of ordering can be attained.
Inventors
- 👤 Masaru Takesue
- 👤 武末 勝
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.