Static type semiconductor storage device
Abstract
Abstract PURPOSE:Not only to ease the pattern layout but also to take the ratio of length to width of the gate of an FET large enough by complimentarily forming a pair of P-channel MOS transistors of the conductive film at the second layer and the conductive layer at the third layer. CONSTITUTION:By the polysilicon film at the third layer which is formed through a thin gate insulating film 16 on a polysilicon film at the second layer, the source region SP2, the channel region CP2, and the drain region DP2 of a second P-channel MOS transistor P2 are formed. The gate electrode GP1 of a first P-channel MOS transistor P1 is so formed as to range from this drain region DP2. By the polysilicon film at the fourth layer, which is formed through an insulating film 18 on the polysilicon film at the third layer, VSS wiring 19 in contact with the source region SN1 of a driving transistor N1 is formed.
Inventors
- 👤 Takayuki Otani
- 👤 大谷 孝之
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.