Patent JPH0243701A successfully refreshed from Google Patents.
← Back to Patent Explorer
JPH0243701A Expired / Lapsed JP ⏱️ 0.0 years remaining

Chip type fuse resistor and manufacture thereof

Assignee: Koa Corp
•
Filing: 1988-08-03
•
Granted: —
•
Expires: 2008-08-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To prevent a resistive film from recontact when it is cut by fusing by the generation of an excessive current as well as to obtain the title resistor having a uniform resistive film by a method wherein a load concentrating part is formed on the resistive film by conducting a trimming work, and said load-concentrating part is coated with the fusing material consisting of a low-melting point substance. CONSTITUTION:The objective chip type fuse resistor is composed of chip pieces 1, a resistive film 3 formed on the chips 1, and the upper electrodes 4 and 4 formed opposing to both ends of the chips 1 including the resistive film 3. A load concentration part 6 is formed on the resistive film 3 located between the upper electrodes 4 by trimming, and said concentration part 6 is covered with a fusable material 7 consisting of a low-melting point substance. For example, a resistive film 3 is formed on the activated layer 2 which is mainly composed of Pd by the non-electrolytic plating such as Ni-P and the like, and after the upper electrodes 4 and 4 have been formed at both ends of the film 3, a load concentration part 6 is formed on the resistive film 3 by laser trimming and the like, and the load concentration part is coated with a fusable material 7 consisting of glass or non-carbonizing resin. Besides, a protective coat 9 consisting of heatproof epoxy resin is formed on the resistive film 3 containing the fusable material 7.

Inventors

  • 👤 Toshihide Narusawa
  • 👤 鳴沢 俊秀
  • 👤 Masashi Gomi
  • 👤 五味 正志
  • 👤 Shiro Ota
  • 👤 嗣郎 太田

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-09 16:49
CPC Classifications
—

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

JPS5248045A Cited
JPS5364237U Cited
JPS55157207A Cited
JPS6314402A Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag