Coverage test device
Abstract
Abstract PURPOSE:To facilitate discrimination by comparing storage information of an execution address in a tested device with the instruction of a source program and map information and deciding whether the instruction of the source program has been executed or not in a coverage-side CPU. CONSTITUTION:CPU 2 in the tested device sequentially reads and executes the programs of machine words in a memory 3. In a coverage test device 4A, an address read part 7 detects the addresses which CPU 2 executes and an address write part 6 writes that the addresses have been executed into the address storage part 7 corresponding to the addresses. In the device 4A, the source programs of the programs of the machine words which previously exist in the memory 3 of the device 1 are stored in the storage part 21, and map information are stored in a storage part 22. Coverage-side CPU 8 fetches an instruction sentence from the storage part 21, the address of the instruction sentence is read from the storage part 22, and whether the instruction sentence has been executed or not is displayed in a display part 10 with information of the storage part 7. The rate of all the executed instruction sentences and the instruction sentences which have not been executed is displayed 10.
Inventors
- 👤 Kenichi Ito
- 👤 堅一 伊藤
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.