Patent JP2000294768A successfully refreshed from Google Patents.
← Back to Patent Explorer
JP2000294768A Expired / Lapsed JP ⏱️ 0.0 years remaining

Semiconductor device and method of manufacturing the same

Assignee: Sony Corp
•
Filing: 1999-04-01
•
Granted: —
•
Expires: 2019-04-01
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Translated from Japanese (57)【要約】 【課題】 絶縁膜を通過するリーク電流を抑制すること ができるFETなどの半導体素子を提供する。 【解決手段】 サファイアよりなる基板11の上にundo pe−AlGaNよりそれぞれなるバッファ層12および 下地層13を介してn型AlGaNよりなる電子供給層 14およびn型GaNよりなる電子走行層15が順次積 層されている。電子走行層15の上にはAlNよりなる 絶縁膜16を介してゲート電極17が設けられている。 絶縁膜16は900℃以下の温度で成長させたものであ り、複数の柱状結晶により構成されている。絶縁膜16 のゲート電極17側の表面における各柱状結晶塊間の間 隙の最大深さは膜厚の80%以下、平均深さは膜厚の3 5%以下であり、各柱状結晶塊の平均直径は40nm以 下となっている。これによりリーク電流の発生は抑制さ れる。 (57) Abstract: Provided is a semiconductor device such as an FET that can suppress a leak current passing through an insulating film. SOLUTION: An undo is placed on a substrate 11 made of sapphire. An electron supply layer 14 made of n-type AlGaN and an electron transit layer 15 made of n-type GaN are sequentially stacked with a buffer layer 12 made of pe-AlGaN and an underlayer 13 interposed therebetween. A gate electrode 17 is provided on the electron transit layer 15 via an insulating film 16 made of AlN. The insulating film 16 is grown at a temperature of 900 ° C. or less, and is composed of a plurality of columnar crystals. Insulating film 16 The maximum depth of the gap between the columnar crystal masses on the surface on the side of the gate electrode 17 is 80% or less of the film thickness, and the average depth is 3% of the film thickness. 5% or less, and the average diameter of each columnar crystal mass is 40 nm or less. As a result, generation of a leak current is suppressed.

Inventors

  • 👤 Toshiharu Imanaga
  • 👤 俊治 今永
  • 👤 Masateru Hara
  • 👤 昌輝 原
  • 👤 Fumihiko Nakamura
  • 👤 中村  文彦
  • 👤 Hiroharu Kawai
  • 👤 弘治 河合

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-08 15:24
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/40; H10D30/47; H10D30/471; H10D30/475; H10D30/4755; H10D30/01; H10D30/015; H10D62/00; H10D62/40; H10D64/00; H10D64/60; H10D64/66; H10D64/68; H10D64/681; H10D64/685; H10D64/693; H10D62/80; H10D62/85; H10D62/8503

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

JPH08264899A Cited
JPH1097994A Cited
JPH10223901A Cited
JPH11121470A Cited
JPH11261052A Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag