Patent JP2000277689A successfully refreshed from Google Patents.
← Back to Patent Explorer
JP2000277689A Expired / Lapsed JP ⏱️ 0.0 years remaining

Semiconductor device and manufacturing method thereof

Assignee: Sony Corp
•
Filing: 1999-03-29
•
Granted: —
•
Expires: 2019-03-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Translated from Japanese (57)【要約】 【課題】 半導体デバイス部品の超薄型積層3次元実装 を高い信頼性と高機能で実現できる半導体装置及びその 製造方法を提供する。 【解決手段】 本発明に係る半導体装置の製造方法は、 LSIが形成された半導体デバイスウェハを準備し、前 記半導体デバイスウェハを裏面から加工することによ り、該半導体デバイスウェハの厚さを200μm以下に し、前記半導体デバイスウェハに貫通孔を形成し、前記 貫通孔の内に配線プラグ23を形成し、前記半導体デバ イスウェハをダイシングすることにより、配線プラグ2 3を備えた半導体チップ7に分割し、プリント配線基板 25上に、配線プラグ23と接続するバンプ10を介し て複数の半導体チップ7を実装するものである。 [PROBLEMS] To provide a semiconductor device capable of realizing ultra-thin stacked three-dimensional mounting of semiconductor device components with high reliability and high functionality, and a method of manufacturing the same. A method of manufacturing a semiconductor device according to the present invention includes: A semiconductor device wafer on which an LSI is formed is prepared, and the semiconductor device wafer is processed from the back surface to reduce the thickness of the semiconductor device wafer to 200 μm or less, and a through hole is formed in the semiconductor device wafer. The wiring plug 23 is formed in the inside, and the semiconductor device wafer is diced to form the wiring plug 2. The semiconductor chip 7 is divided into semiconductor chips 7 each having a plurality of semiconductor chips 7, and a plurality of semiconductor chips 7 are mounted on a printed wiring board 25 via bumps 10 connected to wiring plugs 23.

Inventors

  • 👤 Toshiharu Yanagida
  • 👤 敏治 柳田

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-09 18:33
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/021; H10W20/023; H10W72/00; H10W72/071; H10W20/0238; H10W20/0265; H10W20/20; H10W90/00; H10W72/01; H10W72/012; H10W72/01251; H10W72/01255; H10W72/019; H10W72/20; H10W72/241; H10W72/244; H10W72/251; H10W72/50; H10W72/551; H10W72/552; H10W72/5522; H10W72/90; H10W72/921; H10W72/923; H10W72/941; H10W72/9415; H10W74/00; H10W90/20; H10W90/297; H10W90/701; H10W90/721; H10W90/722

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

JPS60160645A Cited
JPS62209845A Cited
JPH05206286A Cited
JPH08213427A Cited
JPH09270490A Cited
JPH10223833A Cited
JPH11251316A Cited
JPH11345933A Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag