Patent JPH0613664A successfully refreshed from Google Patents.
Patent EP0727815A2 successfully refreshed from Google Patents.
EP0727815A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
Method for manufacturing semiconductor device with salicide portions
Assignee: NEC Corp
•
Filing: 1996-02-14
•
Granted: —
•
Expires: 2016-02-14
Abstract
Abstract In a method for manufacturing a salicide MOS device, a gate insulating layer (5) and a polycrystalline silicon gate electrode layer (6) are formed on a monocrystalline silicon substrate (1, 2, 3). A sidewall insulating layer (9) is formed on a sidewall of the gate electrode layer, and impurities are introduced into the substrate with a mask of the sidewall insulating layer and the gate electrode layer, thus forming impurity diffusion regions in the substrate. Then, an upper portion of the gate electrode layer is etched out. Finally, a metal layer (12) is formed on the entire surface, and a heating operation is carried out, so that metal silicide layers (13a, 13b) are formed on upper portions of the gate electrodes and the impurity diffusion regions.
Inventors
- 👤 Tohru Mogami
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-11-09 02:37
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D30/0227; H10D30/0212; H10D64/00; H10D64/01; H10D64/013; H10D64/01302; H10D64/01304; H10D64/01306; H10D64/01308; H10D64/0131; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/0172; H10D84/0174; H10D84/02; H10D84/03; H10D84/038; H10D64/017; Y; Y10; Y10S; Y10S438/00; Y10S438/97
Claims Analysis
Total Claims: 21
Claim 1
Independent Claim
171 words
A method for manufacturing a semiconductor device comprising the steps of: forming a gate insulating layer (5) on a monocrystalline silicon substrate (1, 2, 3); forming a polycrystalline silicon gate electrode layer (6) on said gate insulating layer; forming a sidewall insulating layer (9) on a sidewall of said polycrystalline silicon gate electrode layer; introducing first impurities into said monocrystalline silicon substrate with a mask of said sidewall insulating layer and said polycrystalline silicon gate electrode layer to form impurity diffusion regions (10, 11) in said monocrystalline silicon substrate; selectively removing an upper portion of said polycrystalline silicon gate electrode layer after said impurity diffusion regions are formed; forming a metal layer (12) on said etched polycrystalline silicon gate electrode layer and said impurity diffusion regions; performing a heating operation upon said metal layer so that said metal layer is reacted with said etched polycrystalline silicon gate layer and said impurity diffusion regions to form metal silicide layers (13a, 13b); and removing a portion of said metal layer which is unreacted.
Claim 2
Dependent Claim
27 words
The method as set forth in claim 1, wherein said selectively removing step etches said polycrystalline silicon layer by a vapor phase etching process using chlorine gas.
Claim 3
Dependent Claim
26 words
The method as set forth in claim 2, wherein said vapor phase etching process is carried out at a substrate temperature of about 740°C to 800°C.
Claim 4
Dependent Claim
65 words
The method as set forth in claim 1, further comprising a step of introducing second impurities into said polycrystalline silicon gate electrode and said impurity diffusion regions of said monocrystalline silicon substrate so that a part of said polycrystalline silicon gate electrode and a part of said impurity diffusion regions become amorphous, after the upper portion of said polycrystalline silicon gate electrode is selectively removed.
Claim 5
Dependent Claim
23 words
The method as set forth in claim 4, wherein said second impurities are at least arsenic ions, BF 2 ions and silicon ions.
Claim 6
Dependent Claim
44 words
The method as set forth in claim 1, further comprising a step of forming a silicon layer (22) including second impurities on said polycrystalline silicon gate electrode and said impurity diffusion regions, after the upper portion of said polycrystalline silicon gate is selectively removed.
Claim 7
Dependent Claim
29 words
The method as set forth in claim 6, wherein said silicon layer forming step forms said silicon layer by a vapor phase process using one of silane and disilane.
Claim 8
Dependent Claim
27 words
The method as set forth in claim 6, wherein a density of said second impurities in said silicon layer is less than approximately 10 19 /cubic cm.
Claim 9
Dependent Claim
58 words
The method as set forth in claim 6, further comprising a step of introducing second impurities into said polycrystalline silicon gate electrode and said impurity diffusion regions of said monocrystalline silicon substrate so that a part of said polycrystalline silicon gate electrode and a part of said impurity diffusion regions become amorphous, after said silicon layer is formed.
Claim 10
Dependent Claim
23 words
The method as set forth in claim 9, wherein said second impurities are at least arsenic ions, BF 2 ions and silicon ions.
Claim 11
Dependent Claim
17 words
The method as set forth in claim 1, wherein said metal layer is made of refractory metal.
Claim 12
Dependent Claim
51 words
The method as set forth in claim 1, further comprising a step of forming second impurities into said monocrystalline silicon substrate with a mask of said polycrystalline silicon gate electrode layer to form impurity diffusion regions (7, 8) in said monocrystalline silicon substrate, after said polycrystalline silicon gate electrode is formed.
Claim 13
Independent Claim
185 words
A method for manufacturing a semiconductor device comprising the steps of: forming a gate insulating layer (5) on a monocrystalline silicon substrate (1, 2, 3); forming a first polycrystalline silicon layer (6') on said gate insulating layer; forming a metal nitride layer (31) on said first polycrystalline silicon layer; forming a second polycrystalline silicon layer (32) on said metal nitride layer; forming a sidewall insulating layer (9) on a sidewall of said second polycrystalline silicon layer said metal nitride layer and said first polycrystalline silicon layer; introducing first impurities into said monocrystalline silicon substrate with a mask of said sidewall insulating layer and said second polycrystalline silicon layer to form impurity diffusion regions (10, 11) in said monocrystalline silicon substrate; removing said second polycrystalline silicon layer after said impurity diffusion regions are formed; forming a metal layer (12) on said metal nitride layer and said impurity diffusion regions; performing a heating operation upon said metal layer so that said metal layer is reacted with said impurity diffusion regions to form metal silicide layers (13b); and removing a portion of said metal layer which is unreacted.
Claim 14
Dependent Claim
24 words
The method as set for the in claim 13, further comprising a step of forming a metal layer (33) on said metal nitride layer.
Claim 15
Dependent Claim
26 words
The method as set forth in claim 13, wherein said metal nitride layer is made of tungsten nitride, and said metal layer is made of tungsten.
Claim 16
Dependent Claim
42 words
The method as set forth in claim 13, wherein said selectively removing step etches said second polycrystalline silicon layer by a vapor phase etching process using chlorine gas, said metal nitride layer serving as an etching stopper of said vapor etching process.
Claim 17
Dependent Claim
27 words
The method as set forth in claim 16, wherein said vapor phase etching process is carried out at a substrate temperature of about 740 °C to 800°C.
Claim 18
Dependent Claim
45 words
The method as set forth in claim 13, further comprising a step of introducing second impurities into said impurity diffusion regions of said monocrystalline silicon substrate so that a part of said impurity diffusion regions become amorphous, after said second polycrystalline silicon layer is removed.
Claim 19
Dependent Claim
23 words
The method as set forth in claim 18, wherein said second impurities are at least arsenic ions, BF 2 ions and silicon ions.
Claim 20
Dependent Claim
17 words
The method as set forth in claim 13, wherein said metal layer is made of refractory metal.
Claim 21
Dependent Claim
57 words
The method as set forth in claim 13, further comprising forming second impurities into said monocrystalline silicon substrate with a mask of said second polycrystalline silicon layer, said metal nitride layer and said first polycrystalline silicon layer to form impurity diffusion regions (7, 8) in said monocrystalline silicon substrate, after said second polycrystalline silicon layer is formed.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.