Patent EP0702239A2 successfully refreshed from Google Patents.
EP0702239A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
A controller for implementing scan testing
Assignee: STMicroelectronics Ltd
•
Filing: 1995-08-22
•
Granted: —
•
Expires: 2015-08-22
Abstract
Abstract A test access port controller is provided for implementing scan testing with a chain of scan latches on an integrated circuit. The test access port controller can implement a structural test or a performance test. Selection between the two types of test is achieved through logic circuitry of the test access port controller. An integrated circuit and a test system are also provided.
Inventors
- 👤 Robert Warren
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-11-08 15:39
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/3185; G01R31/318533; G01R31/318555; G06; G06F; G06F11/00; G06F11/22; G06F11/2273
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
148 words
A test access port controller for implementing scan testing with a chain of scan latches comprising: logic circuitry for generating a plurality of control signals to said scan latches; a data output for outputting test data to said scan latches; a data input for receiving resultant data from said scan latches, whereby said resultant data can be compared with expected data; a signal generator for outputting timing signals to said scan latches; a state indicator connected to said logic circuitry and to said signal generator for selecting a mode of operation of said controller from a first mode of structural test which provides resultant data dependent on a predetermined extant set of test data and a second mode of performance test which provides resultant data dependent on a change from a first set of test data to a second set of test data within a controllable time period.
Claim 2
Dependent Claim
51 words
A test access port controller according to claim 1 wherein said logic circuitry comprises first and second logic gates for outputting respectively control signals for implementing a structural and a performance test, said state indicator being operable to select the appropriate one of said first and second sets of logic gates.
Claim 3
Dependent Claim
45 words
A test access port controller according to claim 2 which comprises a multiplexor connected to the outputs of said first and second logic gates, said state indicator providing a signal to control switching of the multiplexor to provide outputs appropriate to the selected test mode.
Claim 4
Dependent Claim
34 words
A test access port controller according to claim 2 wherein said logic circuitry comprises a programmable logic array, the configuration of which can be set in response to a signal from said state indicator.
Claim 5
Dependent Claim
28 words
A test access port controller according to any preceding claim wherein said state indicator is provided by a control bit held in an instruction register of the controller.
Claim 6
Dependent Claim
28 words
A test access port controller according to any of claims 1 to 4 wherein the state indicator comprises a code stored in an instruction register of the controller.
Claim 7
Dependent Claim
48 words
A test access port controller according to any preceding claim which comprises a state machine for sequentially cycling through a plurality of states and including state logic for defining each state and a state register for controlling said cycling and for outputting state commands to said logic circuitry.
Claim 8
Dependent Claim
31 words
A test access port controller according to any preceding claim wherein the signal generator is capable of generating two signals defining said controllable time period when said performance test is selected.
Claim 9
Dependent Claim
141 words
An integrated circuit comprising: a chain of scan latches; logic circuitry for generating a plurality of control signals to said scan latches; a data output for outputting test data to said scan latches; a data input for receiving resultant data from said scan latches, whereby said resultant data can be compared with expected data; a signal generator for outputting timing signals to said scan latches; a state indicator connected to said logic circuitry and to said signal generator for selecting a mode of operation of said controller from a first mode of structural test which provides resultant data dependent on a predetermined extant set of test data and a second mode of performance test which provides resultant data dependent on a change from a first set of test data to a second set of test data within a controllable time period.
Claim 10
Dependent Claim
49 words
An integrated circuit according to claim 9 wherein said logic circuitry comprises first and second logic gates for outputting respectively control signals for implementing a structural and a performance test, said state indicator being operable to select the appropriate one of said first and second sets of logic gate.
Claim 11
Dependent Claim
43 words
An integrated circuit according to claim 10 which comprises a multiplexor connected to the outputs of said first and second logic gates, said state indicator providing a signal to control switching of the multiplexor to provide outputs appropriate to the selected test mode.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.