Patent EP0633703A2 successfully refreshed from Google Patents.
← Back to Patent Explorer
EP0633703A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Recording and/or encoding of video signals

Assignee: Sony Corp
•
Filing: 1994-07-07
•
Granted: —
•
Expires: 2014-07-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Unauthorized copying of a video signal is prevented by a compression encoding circuit (14) that selectively applies scrambling to the encoded signal. The compression encoding circuit (14) divides (20) frames of a digital video signal into rectangular data blocks, aggregates a predetermined number of data blocks to form macroblocks, shuffles (2) the macroblocks within the video frame, and performs (22) discrete cosine transform processing block-by-block on the rectangular data blocks making up the shuffled macroblocks. The scrambling may be accomplished by rearranging the order of the rectangular data blocks within each macroblock, or by changing the pattern according to which macroblocks are shuffled in the video frames. The scrambling may also be accomplished by interchanging bits in a component, such as the DC component, of the DCT-processed data, or by setting such data bits to predetermined values. A compression encoding circuit (14) with the above-described scrambling capability may be used in a digital video tape recorder (VTR), and the scrambling capability may be activated in response to a copyright protection signal present in an analog video signal supplied as an input to the digital VTR.

Inventors

  • 👤 Kiminori C/O Intellectual Property Div. Sugisaki
  • 👤 Keiji C/O Intellectual Property Division Kanota

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-08 13:11
CPC Classifications
H; H04; H04N; H04N7/00; H04N7/16; H04N7/167; H04N5/00; H04N5/76; H04N5/91; H04N5/913; H04N7/24; H04N9/00; H04N9/79; H04N9/80; H04N9/804; H04N9/8042; H04N9/8047; H04N2005/91357; H04N2005/91364

Claims Analysis

Total Claims: 48
Claim 1
Independent Claim 123 words
A method of recording a digital video signal with compression-encoding (14) that includes dividing (20) each frame of said digital video signal into rectangular blocks of data, forming macroblocks from said rectangular blocks of data by aggregating a predetermined number of said blocks of data to form each of said macroblocks, shuffling (21) positions of said macroblocks within said frame of the digital video signal, and performing discrete cosine transform processing (22) block-by-block on said rectangular blocks of data making up said shuffled macroblocks, the method comprising the step of scrambling said digital video signal by arranging the rectangular blocks of data making up each macroblock at positions within said macroblock that are different from standard positions for said rectangular blocks of data.
Claim 2
Dependent Claim 50 words
A method according to claim 1, wherein each frame of said digital video signal is formed from three types of data signals which are Y, R-Y and B-Y data signals, and each of said rectangular blocks of data is formed from only one of said three types of data signals.
Claim 3
Dependent Claim 88 words
A method according to claim 2, wherein each frame of said digital video signal includes M samples of said Y data signals in a horizontal direction and N samples of said Y data signals in a vertical direction and M' samples of each of said R-Y and B-Y data signals in the horizontal direction and N' samples of each of said R-Y and B-Y data signals in the vertical direction, where M, N, M' and N' are all positive integers and M is an integral multiple of M'.
Claim 4
Dependent Claim 29 words
A method according to claim 3, wherein each of said rectangular blocks of data is formed from a plurality of samples in both of the horizontal and vertical directions.
Claim 5
Dependent Claim 57 words
A method according to claim 4, wherein each of said macroblocks is formed from four of said rectangular blocks of Y data signals and one each of said rectangular blocks of R-Y and B-Y data signals, and said step of scrambling said digital video signal includes rearranging the rectangular blocks of data within each of said macroblocks.
Claim 6
Dependent Claim 31 words
A method according to claim 5, wherein said rearranging of the rectangular blocks of data within each of said macroblocks includes interchanging positions of said rectangular blocks of Y data signals.
Claim 7
Dependent Claim 38 words
A method according to claim 6, wherein said step of scrambling said digital video signal also includes using a pattern for shuffling said macroblocks within each frame that is different from a standard pattern for shuffling said macroblocks.
Claim 8
Dependent Claim 33 words
A method according to claim 7, wherein said step of scrambling said digital video signal also includes interchanging at least some bits of a particular component of said discrete cosine transform processed data.
Claim 9
Dependent Claim 36 words
A method according to claim 8, wherein said step of scrambling said digital video signal includes setting to a predetermined value at least some bits of a particular component of said discrete cosine transform processed data.
Claim 10
Independent Claim 117 words
A method of recording a digital video signal with compression-encoding (14) that includes dividing (20) each frame of said digital video signal into rectangular blocks of data, forming macroblocks from said rectangular blocks of data by aggregating a predetermined number of said blocks of data to form each of said macroblocks, shuffling (21) positions of said macroblocks within said frame of the digital video signal, and performing discrete cosine transform processing (22) block-by-block on said rectangular blocks of data making up said shuffled macroblocks, the method comprising the step of scrambling said digital video signal by using a pattern for shuffling said macroblocks within each frame that is different from a standard pattern for shuffling said macroblocks.
Claim 11
Independent Claim 112 words
A method of recording a digital video signal with compression-encoding (14) that includes dividing (20) each frame of said digital video signal into rectangular blocks of data, forming macroblocks from said rectangular blocks of data by aggregating a predetermined number of said blocks of data to form each of said macroblocks, shuffling (21) positions of said macroblocks within said frame of the digital video signal, and performing discrete cosine transform processing (22) block-by-block on said rectangular blocks of data making up said shuffled macroblocks, the method comprising the step of scrambling said digital video signal by interchanging at least some bits of a particular component of said discrete cosine transform processed data.
Claim 12
Independent Claim 116 words
A method of recording a digital video signal with compression-encoding (14) that includes dividing (20) each frame of said digital video signal into rectangular blocks of data, forming macroblocks from said rectangular blocks of data by aggregating a predetermined number of said block of data to form each of said macroblocks, shuffling (21) positions of said macroblocks within said frame of the digital video signal, and performing discrete cosine transform processing (22) block-by-block on said rectangular blocks of data making up said shuffled macroblocks, the method comprising the step of scrambling said digital video signal by setting to a predetermined value at least some bits of a particular component of said discrete cosine transform processed data.
Claim 13
Dependent Claim 234 words
A video signal scrambling apparatus comprising: an analog-to-digital converter (13) for converting an input analog video signal into a digital video signal; a compression coding circuit (14) including means (20, 21, 22) for dividing each frame of said digital video signal into rectangular blocks of data, forming macroblocks from said rectangular blocks of data by aggregating a predetermined number of said blocks of data to form each of said macroblocks, shuffling positions of said macroblocks within said frame of the digital video signal, and performing discrete cosine transform processing block-by-block on said rectangular blocks of data making up said shuffled macroblocks to form compression-encoded data; a signal decoder (18) for decoding copy protection information that is included in said input analog video signal and is indicative of whether copying of said input analog video signal is permitted; and control means (19) responsive to said signal decoder (18) for controlling said compression coding circuit (14) in accordance with said decoded copyright protection information so that the rectangular blocks of data making up each macroblock are arranged according to a standard pattern within said macroblock if copying of said input analog video signal is permitted, and so that the rectangular data blocks making up each macroblock of data are arranged within said macroblock according to a scrambled pattern that is different from said standard pattern if copying of said input analog video signal is not permitted.
Claim 14
Dependent Claim 53 words
A video signal scrambling apparatus according to claim 13, comprising: a signal processing circuit (15) for forming a combined signal by performing error correction coding and composition processing on the compression-encoded data formed by the compression coding circuit (14), and a modulator circuit (16) for recording said combined signal on a recording medium.
Claim 15
Dependent Claim 53 words
A video signal scrambling apparatus according to claim 14, wherein each frame of said digital video signal is formed from three types of data signals which are Y, R-Y and B-Y data signals, and each of said rectangular blocks of data is formed from only one of said three types of data signals.
Claim 16
Dependent Claim 91 words
A video signal scrambling apparatus according to claim 15, wherein each frame of said digital video signal includes M samples of said Y data signals in a horizontal direction and N samples of said Y data signals in a vertical direction and M' samples of each of said R-Y and B-Y data signals in the horizontal direction and N' samples of each of said R-Y and B-Y data signals in the vertical direction, where M, N, M' and N' are all positive integers and M is an integral multiple of M'.
Claim 17
Dependent Claim 32 words
A video signal scrambling apparatus according to claim 16, wherein each of said rectangular blocks of data is formed from a plurality of samples in both of the horizontal and vertical directions.
Claim 18
Dependent Claim 60 words
A video signal scrambling apparatus according to claim 17, wherein each of said macroblocks is formed from four of said rectangular blocks of Y data signals and one each of said rectangular blocks of R-Y and B-Y data signals, and said step of scrambling said digital video signal includes rearranging the rectangular blocks of data within each of said macroblocks.
Claim 19
Dependent Claim 90 words
A video signal scrambling apparatus according to claim 18, wherein said control means (19) controls said compression coding circuit (14) so that said macroblocks are shuffled within each frame of said digital video signal according to a standard shuffling pattern if copying of said input analog video signal is permitted, and so that said macroblocks are shuffled within each frame of said digital video signal according to a scrambled shuffling pattern that is different from said standard shuffling pattern if copying of said input analog video signal is not permitted.
Claim 20
Dependent Claim 47 words
A video signal scrambling apparatus according to claim 19, wherein, if copying of said analog video signal is not permitted, said control means (19) controls said compression coding circuit (14) to interchange at least some bits of a particular component of said discrete cosine transform processed data.
Claim 21
Dependent Claim 50 words
A video signal scrambling apparatus according to claim 20, wherein if copying of said analog video signal is not permitted, said control means (19) controls said compression coding circuit to set to a predetermined value at least some bits of a particular component of said discrete cosine transform processed data.
Claim 22
Dependent Claim 44 words
A video signal scrambling apparatus according to claim 13, wherein said signal decoder (18) decodes said copy protection information included in said input analog video signal after said input analog video signal is converted into said digital video signal by said analog-to-digital converter (13).
Claim 23
Dependent Claim 232 words
A video signal scrambling apparatus comprising: an analog-to-digital converter (13) for converting an input analog video signal into a digital video signal; a compression coding circuit (14) including means (20, 21, 22) for dividing each frame of said digital video signal into rectangular blocks of data, forming macroblocks from said rectangular blocks of data by aggregating a predetermined number of said blocks of data to form each of said macroblocks, shuffling positions of said macroblocks within said frame of the digital video signal, and performing discrete cosine transform processing block-by-block on said rectangular blocks of data making up said shuffled macroblocks to form compression-encoded data; a signal decoder (18) for decoding copy protection information that is included in said input analog video signal and is indicative of whether copying of said input analog video signal is permitted; and control means (19) responsive to said signal decoder (18) for controlling said compression coding circuit (14) in accordance with said decoded copy protection information so that said macroblocks are shuffled within each frame of said digital video signal according to a standard shuffling pattern if copying of said input analog video signal is permitted, and so that said macroblocks are shuffled within each frame of said digital video signal according to a scrambled shuffling pattern that is different from said standard shuffling pattern if copying of said input analog video signal is not permitted.
Claim 24
Dependent Claim 44 words
A video signal scrambling apparatus according to claim 23, wherein said signal decoder (18) decodes said copy protection information included in said input analog video signal after said input analog video signal is converted into said digital video signal by said analog-to-digital converter (13).
Claim 25
Dependent Claim 194 words
A video signal scrambling apparatus comprising: an analog-to-digital converter (13) for converting an input analog video signal into a digital video signal; a compression coding circuit (14) including means (20, 21, 22) for dividing each frame of said digital video signal into rectangular blocks of data, forming macroblocks from said rectangular blocks of data by aggregating a predetermined number of said blocks of data to form each of said macroblocks, shuffling positions of said macroblocks within said frame of the digital video signal, and performing discrete cosine transform processing block-by-block on said rectangular blocks of data making up said shuffled macroblocks, to form compression-encoded data; a signal decoder (18) for decoding copy protection information that is included in said input analog video signal and is indicative of whether copying of said input analog video signal is permitted; and control means (19) responsive to said signal decoder (18) for controlling said compression coding circuit (14) in accordance with said decoded copy protection information so that, if copying of said analog video signal is not permitted, said compression coding circuit interchanges at least some bits of a particular component of said discrete cosine transform processed data.
Claim 26
Dependent Claim 44 words
A video signal scrambling apparatus according to claim 25, wherein said signal decoder (18) decodes said copy protection information included in said input analog video signal after said input analog video signal is converted into said digital video signal by said analog-to-digital converter (13).
Claim 27
Dependent Claim 198 words
A video signal scrambling apparatus comprising: an analog-to-digital converter (13) for converting an input analog video signal into a digital video signal; a compression coding circuit (14) including means (20, 21, 22) for dividing each frame of said digital video signal into rectangular blocks of data, forming macroblocks from said rectangular blocks of data by aggregating a predetermined number of said blocks of data to form each of said macroblocks, shuffling positions of said macroblocks within said frame of the digital video signal, and performing discrete cosine transform processing block-by-block on said rectangular blocks of data making up said shuffled macroblocks to form compression-encoded data; a signal decoder (18) for decoding copy protection information that is included in said input analog video signal and is indicative of whether copying of said input analog video signal is permitted; and control means (19) responsive to said signal decoder (18) for controlling said compression coding circuit (14) in accordance with said decoded copy protection information so that, if copying of said analog video signal is not permitted, said compression coding circuit sets to a predetermined value at least some bits of a particular component of said discrete cosine transform processed data.
Claim 28
Dependent Claim 44 words
A video signal scrambling apparatus according to claim 27, wherein said signal decoder (18) decodes said copy protection information included in said input analog video signal after said input analog video signal is converted into said digital video signal by said analog-to-digital converter (13).
Claim 29
Dependent Claim 234 words
A video signal scrambling circuit comprising: an analog-to-digital converter (13) for converting an input analog video signal into a digital video signal; a compression coding circuit (14) including means (20, 21, 22) for dividing each frame of said digital video signal into rectangular blocks of data, forming macroblocks from said rectangular blocks of data by aggregating a predetermined number of said blocks of data to form each of said macroblocks, shuffling positions of said macroblocks within said frame of the digital video signal, and performing discrete cosine transform processing block-by-block on said rectangular blocks of data making up said shuffled macroblocks to form compression-encoded data; a signal decoder (18) for decoding copy protection information that is included in said input analog video signal and is indicative of whether copying of said input analog video signal is permitted; and control means (19) responsive to said signal decoder (18) for controlling said compression coding circuit (14) in accordance with said decoded copyright protection information so that the rectangular blocks of data making up each macroblock are arranged according to a standard pattern within said macroblock if copying of said input analog video signal is permitted, and so that the rectangular data blocks making up each macroblock of data are arranged within said macroblock according to a scrambled pattern that is different from said standard pattern if copying of said input analog video signal is not permitted.
Claim 30
Dependent Claim 53 words
A video signal scrambling circuit according to claim 29, comprising: a signal processing circuit (15) for forming a combined signal by performing error correction coding and composition processing on the compression-encoded data formed by the compression coding circuit (14), and a modulator circuit (16) for recording said combined signal on a recording medium.
Claim 31
Dependent Claim 53 words
A video signal scrambling circuit according to claim 30, wherein each frame of said digital video signal is formed from three types of data signals which are Y, R-Y and B-Y data signals, and each of said rectangular blocks of data is formed from only one of said three types of data signals.
Claim 32
Dependent Claim 91 words
A video signal scrambling circuit according to claim 31, wherein each frame of said digital video signal includes M samples of said Y data signals in a horizontal direction and N samples of said Y data signals in a vertical direction and M' samples of each of said R-Y and B-Y data signals in the horizontal direction and N' samples of each of said R-Y and B-Y data signals in the vertical direction, where M, N, M' and N' are all positive integers and M is an integral multiple of M'.
Claim 33
Dependent Claim 32 words
A video signal scrambling circuit according to claim 32, wherein each of said rectangular blocks of data is formed from a plurality of samples in both of the horizontal and vertical directions.
Claim 34
Dependent Claim 60 words
A video signal scrambling circuit according to claim 33, wherein each of said macroblocks is formed from four of said rectangular blocks of Y data signals and one each of said rectangular blocks of R-Y and B-Y data signals, and said step of scrambling said digital video signal includes rearranging the rectangular blocks of data within each of said macroblocks.
Claim 35
Dependent Claim 90 words
A video signal scrambling circuit according to claim 34, wherein said control means (19) controls said compression coding circuit (14) so that said macroblocks are shuffled within each frame of said digital video signal according to a standard shuffling pattern if copying of said input analog video signal is permitted, and so that said macroblocks are shuffled within each frame of said digital video signal according to a scrambled shuffling pattern that is different from said standard shuffling pattern if copying of said input analog video signal is not permitted.
Claim 36
Dependent Claim 46 words
A video signal scrambling circuit according to claim 35, wherein, if copying of said analog video signal is not permitted, said control means (19) controls said compression coding circuit to interchange at least some bits of a particular component of said discrete cosine transform processed data.
Claim 37
Dependent Claim 50 words
A video signal scrambling circuit according to claim 36, wherein if copying of said analog video signal is not permitted, said control means (19) controls said compression coding circuit to set to a predetermined value at least some bits of a particular component of said discrete cosine transform processed data.
Claim 38
Dependent Claim 43 words
A video signal scrambling circuit according to claim 27, wherein said signal decoder (18) decodes said copy protection information included in said input analog video signal after said input analog video signal is converted into said digital video signal by said analog-to-digital converter.
Claim 39
Dependent Claim 232 words
A video signal scrambling circuit comprising: an analog-to-digital converter (13) for converting an input analog video signal into a digital video signal; a compression coding circuit (14) including means (20, 21, 22) for dividing each frame of said digital video signal into rectangular blocks of data, forming macroblocks from said rectangular blocks of data by aggregating a predetermined number of said blocks of data to form each of said macroblocks, shuffling positions of said macroblocks within said frame of the digital video signal, and performing discrete cosine transform processing block-by-block on said rectangular blocks of data making up said shuffled macroblocks to form compression-encoded data; a signal decoder (18) for decoding copy protection information that is included in said input analog video signal and is indicative of whether copying of said input analog video signal is permitted; and control means (19) responsive to said signal decoder (18) for controlling said compression coding circuit (14) in accordance with said decoded copy protection information so that said macroblocks are shuffled within each frame of said digital video signal according to a standard shuffling pattern if copying of said input analog video signal is permitted, and so that said macroblocks are shuffled within each frame of said digital video signal according to a scrambled shuffling pattern that is different from said standard shuffling pattern if copying of said input analog video signal is not permitted.
Claim 40
Dependent Claim 44 words
A video signal scrambling circuit according to claim 23, wherein said signal decoder (18) decodes said copy protection information included in said input analog video signal after said input analog video signal is converted into said digital video signal by said analog-to-digital converter (13).
Claim 41
Dependent Claim 194 words
A video signal scrambling circuit comprising: an analog-to-digital converter (13) for converting an input analog video signal into a digital video signal; a compression coding circuit (14) including means (20, 21, 22) for dividing each frame of said digital video signal into rectangular blocks of data, forming macroblocks from said rectangular blocks of data by aggregating a predetermined number of said blocks of data to form each of said macroblocks, shuffling positions of said macroblocks within said frame of the digital video signal, and performing discrete cosine transform processing block-by-block on said rectangular blocks of data making up said shuffled macroblocks to form compression-encoded data; a signal decoder (18) for decoding copy protection information that is included in said input analog video signal and is indicative of whether copying of said input analog video signal is permitted; and control means (19) responsive to said signal decoder (18) for controlling said compression coding circuit (14) in accordance with said decoded copyright protection information so that, if copying of said analog video signal is not permitted, said compression coding circuit interchanges at least some bits of a particular component of said discrete cosine transform processed data.
Claim 42
Dependent Claim 44 words
A video signal scrambling circuit according to claim 25, wherein said signal decoder (18) decodes said copy protection information included in said input analog video signal after said input analog video signal is converted into said digital video signal by said analog-to-digital converter (13).
Claim 43
Dependent Claim 198 words
A video signal scrambling circuit comprising: an analog-to-digital converter (13) for converting an input analog video signal into a digital video signal; a compression coding circuit (14) including means (20, 21, 22) for dividing each frame of said digital video signal into rectangular blocks of data, forming macroblocks from said rectangular blocks of data by aggregating a predetermined number of said blocks of data to form each of said macroblocks, shuffling positions of said macroblocks within said frame of the digital video signal, and performing discrete cosine transform processing block-by-block on said rectangular blocks of data making up said shuffled macroblocks to form compression-encoded data; a signal decoder (18) for decoding copy protection information that is included in said input analog video signal and is indicative of whether copying of said input analog video signal is permitted; and control means (19) responsive to said signal decoder (18) for controlling said compression coding circuit (14) in accordance with said decoded copy protection information so that, if copying of said analog video signal is not permitted, said compression coding circuit sets to a predetermined value at least some bits of a particular component of said discrete cosine transform processed data.
Claim 44
Dependent Claim 44 words
A video signal scrambling circuit according to claim 27, wherein said signal decoder (18) decodes said copy protection information included in said input analog video signal after said input analog video signal is converted into said digital video signal by said analog-to-digital converter (13).
Claim 45
Independent Claim 124 words
An apparatus for compression-encoding a digital video signal, the apparatus including means (20, 21, 22) for dividing each frame of said digital video signal into rectangular blocks of data, forming macroblocks from said rectangular blocks of data by aggregating a predetermined number of said blocks of data to form each of said macroblocks, shuffling positions of said macroblocks within said frame of the digital video signal, and performing discrete cosine transform processing block-by-block on said rectangular blocks of data making up said shuffled macroblocks, and the apparatus comprising means (19) for scrambling said digital video signal by arranging the rectangular blocks of data making up each macroblock at positions within said macroblock that are different from standard positions for said rectangular blocks of data.
Claim 46
Independent Claim 118 words
An apparatus for compression-encoding a digital video signal, the apparatus including means (20, 21, 22) for dividing each frame of said digital video signal into rectangular blocks of data, forming macroblocks from said rectangular blocks of data by aggregating a predetermined number of said blocks of data to form each of said macroblocks, shuffling positions of said macroblocks within said frame of the digital video signal, and performing discrete cosine transform processing block-by-block on said rectangular blocks of data making up said shuffled macroblocks, and the apparatus comprising means (19) for scrambling said digital video signal by using a pattern for shuffling said macroblocks within each frame that is different from a standard pattern for shuffling said macroblocks.
Claim 47
Independent Claim 113 words
An apparatus for compression-encoding a digital video signal, the apparatus including means (20, 21, 22) for dividing each frame of said digital video signal into rectangular blocks of data, forming macroblocks from said rectangular blocks of data by aggregating a predetermined number of said blocks of data to form each of said macroblocks, shuffling positions of said macroblocks within said frame of the digital video signal, and performing discrete cosine transform processing block-by-block on said rectangular blocks of data making up said shuffled macroblocks, and the apparatus comprising means (19) for scrambling said digital video signal by interchanging at least some bits of a particular component of said discrete cosine transform processed data.
Claim 48
Independent Claim 117 words
An apparatus for compression-encoding a digital video signal, the apparatus including means (20, 21, 22) for dividing each frame of said digital video signal into rectangular blocks of data, forming macroblocks from said rectangular blocks of data by aggregating a predetermined number of said blocks of data to form each of said macroblocks, shuffling positions of said macroblocks within said frame of the digital video signal, and performing discrete cosine transform processing block-by-block on said rectangular blocks of data making up said shuffled macroblocks, and the apparatus comprising means (19) for scrambling said digital video signal by setting to a predetermined value at least some bits of a particular component of said discrete cosine transform processed data.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag