Patent EP0630055A2 successfully refreshed from Google Patents.
← Back to Patent Explorer
EP0630055A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Method for fabricating polycrystalline silicon having micro roughness on the surface

Assignee: NEC Corp
•
Filing: 1991-03-20
•
Granted: —
•
Expires: 2011-03-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method for fabricating a polycrystalline silicon having a roughed surface, which is useful for a capacitor electrode is disclosed. The method is featured by depositing a polycrystalline silicon layer in such a manner that grains of silicon are caused at the surface of the polycrystalline silicon layer. The polycrystalline silicon layer thus obtained has a large effective surface area and is suitable for a capacitor electrode because of its increased effective surface area. <IMAGE>

Inventors

  • 👤 Hirohito Watanabe
  • 👤 Toru Tatsumi

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-09 01:53
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/30; H10B12/31; H10B12/318; H10D; H10D1/00; H10D1/60; H10D1/68; H10D1/692; H10D1/711; H10D1/712; H10D1/716; Y; Y10; Y10S; Y10S438/00; Y10S438/964

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 133 words
A method of fabricating a semiconductor device having a capacitor, comprising the steps of: depositing an amorphous silicon layer (22) on a substrate (16,17,19,20); cleaning a surface of said amorphous silicon; annealing said amorphous silicon layer while keeping the surface of said amorphous silicon layer clean at a temperature above a transition temperature from an amorphous phase to a polycrystalline phase of silicon to thereby convert said amorphous silicon layer into a polycrystalline silicon layer, said polycrystalline silicon layer thereby having a micro-roughness surface caused by grains of silicon and serving as a first electrode of said capacitor; forming a dielectric film (23) of said capacitor on said micro-roughness surface of said polycrystalline silicon layer; and forming on said dielectric film a conductive layer (24) serving as a second electrode of said capacitor.
Claim 2
Dependent Claim 27 words
The method as claimed in Claim 1, wherein said step of cleaning comprises the step of removing a natural oxide film formed on said amorphous silicon layer.
Claim 3
Dependent Claim 21 words
The method as claimed in Claim 1 or 2, wherein said transition temperature is in a range of 580 to 600°C.
Claim 4
Dependent Claim 24 words
The method as claimed in Claim 1, 2 or 3, wherein said dielectric film has a thickness in the range 30 to 500 angstroms.
Claim 5
Dependent Claim 32 words
The method as claimed in Claim 1, 2, 3 or 4, wherein a size of each of said grains of silicon is in a range of 300 to 1700 angstroms in diameter.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag