Patent EP0614281A2 successfully refreshed from Google Patents.
← Back to Patent Explorer
EP0614281A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Digital high speed algorithmic data recovery method and apparatus

Assignee: Advanced Micro Devices Inc
•
Filing: 1993-11-17
•
Granted: —
•
Expires: 2013-11-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An all digital data algorithmic recovery method and apparatus which operates at jitter greater than 25% and where run length is more than 1000 bits and which uses self calibrated delay elements to phase align a locally generated time ruler reference with the data average transition position to reliably establish the sampling time for retrieving data from an incoming binary sequence at the center of the data eye. The phase adjusted time ruler signal is used to sample transition positions of the data and the sampled data is statistically analyzed in a state machine wherein the time ruler is a broadband signal comprising a first and second base frequency and wherein the period of one of said frequencies is where F R equals the receiver local clock frequency and F T equals the frequency of the distant clock.

Inventors

  • 👤 Bin Guo

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-10-29 23:06
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/081; H03L7/0812; H03L7/0814; H03L7/0818; H04; H04L; H04L7/00; H04L7/02; H04L7/033; H04L7/0331; H04L7/0337; H04L7/0016; H04L7/0033; H04L7/0041

Claims Analysis

Total Claims: 18
Claim 1
Independent Claim 118 words
An all digital method for tracking and aligning the phase of a binary receiver reference signal to the phase of incoming serial binary data stream, wherein said incoming serial binary data stream has a bit rate which is derived from a distant asynchronous oscillator having a specified nominal frequency and tolerance, comprising: sampling the transition edge positions of transitions of said incoming binary serial data stream; digitally analyzing said transition edge positions to determine the average edge position of the said incoming binary serial data stream with reference to a local reference signal by comparing said transition positions to a phase adjusted local reference signal having the same said specified nominal frequency and tolerance as said distant oscillator.
Claim 2
Dependent Claim 118 words
An all digital method for tracking and aligning the phase of a binary receiver reference signal to the phase of incoming serial binary data stream, wherein said incoming serial binary data stream has a bit rate which is derived from a distant asynchronous oscillator having a specified nominal frequency and tolerance, comprising: sampling the transition edge positions of transitions of said incoming binary serial data stream; digitally analyzing said transition edge positions to determine the average edge position of the said incoming binary serial data stream with reference to a local reference signal by comparing said transition positions to a phase adjusted local reference signal having the same said specified nominal frequency and tolerance as said distant oscillator.
Claim 3
Dependent Claim 39 words
The method of claim 1 including providing digital command signals to shift the relative phase of said binary local reference signal to reduce the phase difference between said incoming serial binary data signal and said binary local reference signal.
Claim 4
Dependent Claim 51 words
The method of claim 2 wherein said step of providing digital command signals to shift the relative phase of said binary local reference signal includes the step of compensating said local reference signal by providing a broadband frequency spectrum comprised of a plurality of time ruler elements having different base frequencies.
Claim 5
Dependent Claim 90 words
The method of claim 3 wherein said plurality of time ruler elements includes a first and second type, and wherein said first type includes a plurality of cycles of equal period and said second type includes one cycle of a different period so that the average pulse rate of said local reference signal is equal to the pulse rate of said incoming serial binary data whereby data recovery can be accurately undertaken even in instances of run length of thousands of unchanging value bits in said incoming serial binary data.
Claim 6
Dependent Claim 55 words
The method of claim 2 wherein said step of providing digital command signals to shift the relative phase includes the step of delaying said local reference signal in a multistage delay line; and generating an end stage pointer (ESP) indicating which stage of said multistage delay line would provide exactly a 360 degree phase shift.
Claim 7
Dependent Claim 63 words
The method of claim 5 wherein said step of providing digital command signals to shift the relative phase includes effectively connect in said ESP to said first stage of said delay line to wrap the stage selection for phase shift of said reference signal back to the first stage of said local delay line whenever the delay needed exceeds 360 degrees in phase.
Claim 8
Independent Claim 217 words
A method for adjusting the phase of a reference clock to track incoming received serial data including a method for analyzing the edge position of binary transitions in said received serial data with respect to said reference clock and determining the average edge position of said received serial data, comprising: a. initiating the generation of a time ruler pulse train upon arrival of transitions of said received serial data by launching a pulse into a serially connected plurality of unit delay elements, each said unit delay element having an input terminal, an intermediate terminal and an output terminal; b. connecting the input, intermediate and output terminate of said unit delays into a edge distribution analyzer circuit for sampling and analyzing said pulse train; c. sampling each said input, intermediate and output terminal at the occurrence of a selected transition of said reference clock; d. combinatorially interconnecting the sampled signals and said reference clock to provide a running count of the difference between the number of receiver data transitions which are early (E) versus late (L) with respect to said selected transition of said reference clock; and e. analyzing said early versus late difference count to generate a correction signal for adjusting the phase of said reference clock to drive said early minus late (E-L) difference toward zero.
Claim 9
Independent Claim 217 words
A method for adjusting the phase of a reference clock to track incoming received serial data including a method for analyzing the edge position of binary transitions in said received serial data with respect to said reference clock and determining the average edge position of said received serial data, comprising: a. initiating the generation of a time ruler pulse train upon arrival of transitions of said received serial data by launching a pulse into a serially connected plurality of unit delay elements, each said unit delay element having an input terminal, an intermediate terminal and an output terminal; b. connecting the input, intermediate and output terminate of said unit delays into a edge distribution analyzer circuit for sampling and analyzing said pulse train; c. sampling each said input, intermediate and output terminal at the occurrence of a selected transition of said reference clock; d. combinatorially interconnecting the sampled signals and said reference clock to provide a running count of the difference between the number of receiver data transitions which are early (E) versus late (L) with respect to said selected transition of said reference clock; and e. analyzing said early versus late difference count to generate a correction signal for adjusting the phase of said reference clock to drive said early minus late (E-L) difference toward zero.
Claim 10
Dependent Claim 80 words
The method of claim 7 wherein said combinatorial interconnections also provide a running count of the difference between the number of receiver data transitions which are earlier than a first predetermined time and the number of data transition which are later than a second predetermined time, said difference being called I-O; and analyzing said difference count to generate a correction signal for adjusting the phase of said reference clock to drive said I-O difference count toward a positive maximum value.
Claim 11
Dependent Claim 25 words
The method of claim 7 wherein said (I-O) count corrects for 180 degree phase shifts and said E-L count corrects for 90 degree phase shifts.
Claim 12
Dependent Claim 27 words
The method of claim 9 wherein the minimum E-L count and the maximum I-O count are a measure of the phase alignment in said received serial data.
Claim 13
Dependent Claim 80 words
An all digital phase lock loop comprising means for sampling the transition edge positions of incoming serial binary data; means for generating a broadband time ruler signal; means for adjustably shifting the phase of said broadband time ruler signal; means for comparing said shifted broadband time ruler signals to said edge positions of said incoming serial binary data and analyzing the results of said comparison, said means for adjustably shifting said broadband time ruler being responsive to said analyzed comparison.
Claim 14
Dependent Claim 80 words
An all digital phase lock loop comprising means for sampling the transition edge positions of incoming serial binary data; means for generating a broadband time ruler signal; means for adjustably shifting the phase of said broadband time ruler signal; means for comparing said shifted broadband time ruler signals to said edge positions of said incoming serial binary data and analyzing the results of said comparison, said means for adjustably shifting said broadband time ruler being responsive to said analyzed comparison.
Claim 15
Dependent Claim 40 words
The apparatus of claim 11 wherein said means for comparison provides a statistically averaged transition edge position and said means for adjustably shifting causes the said phase of said broadband time ruler to track said statistically averaged transition edge position.
Claim 16
Dependent Claim 125 words
The apparatus of claim 11 wherein said means for generating a broadband time ruler includes; means for causing said broadband time ruler to have a spectrum containing at least a first and second base frequency, the first said base frequency being the frequency corresponding to the period of said local reference clock multiplied by N, where N is the number of pulses in the compensated broad band time ruler; and wherein the said second base frequency corresponds to the period equal to the T 1 + T 2 , where T 1 = 1/F R and T 2 = 1/F R -F T , where F R equals the frequency of the receiver local clock and F T equals the frequency of the distant clock.
Claim 17
Dependent Claim 21 words
The apparatus of claim 11 wherein said means for adjustably shifting said broadband time ruler includes a 360 degree phase shifter.
Claim 18
Dependent Claim 114 words
The apparatus of claim 14 wherein said 360 degree phase shifter includes a means to identify exactly at which output in a long chain of delay elements outputs that a signal in said delay line is exactly in phase with a signal which is propagating in said delay line; means to mark said identified output in said chain of delay element as the end point; and means to cause the tap of the first element of said serially connected delay elements to provide the next output delay when a larger delay than is available at said end point is requested whereby the long chain of delay elements is wrapped back at the end point.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag