Apparatus for computing power consumption of MOS transistor logic function block

Assignee: Mitsubishi Electric Corp

•

Filing: 1993-07-30

•

Granted: —

•

Expires: 2013-07-30

📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Apparatus for computing power consumption in an MOS transistor logic function block include circuit information deriving means for deriving circuit information appropriate for a logic function block of interest based on input and output varying signals to and from said logic function block, load capacitance data, and a net list, slew rate determining means for determining an input slew rate based on information from said circuit information deriving means, a memory section containing expressions for use in computation of power consumption caused by through-current, each expression corresponding to a different one of various types of logic function blocks and representing power consumption caused by through-current as a function of a slew rate and load capacitance, and means for determining power consumption due to through-current by substituting the slew rate as determined by said slew rate determining means and load capacitance data into the computation expression as read from said memory section.

Inventors

👤 Naoko c/o Mitsubishi Denki K. K. Omori
👤 Michio C/O Mitsubishi Denki K.K. Komoda

Bibliographic Details

Application Number —

Jurisdiction EP

Data Source google_patents

Last Synchronized 2026-11-02 12:37

CPC Classifications

G; G06; G06F; G06F30/00; G06F30/30; G06F30/32; G06F30/33; G06F2119/00; G06F2119/06

Claims Analysis

Total Claims: 6

Claim 1

Independent Claim 141 words

Apparatus for computing power consumption in an MOS transistor logic function block, comprising: circuit information deriving means for deriving circuit information appropriate for a logic function block of interest based on input and output varying signals to and from said logic function block and a net list; slew rate determining means for determining an input slew rate based on information from said circuit information deriving means; a memory section containing expressions for use in computation of power consumption caused by through-current, each expression corresponding to a different one of various types of logic function blocks and representing power consumption caused by through-current as a function of a slew rate; and means for determining power consumption due to through-current by substituting the slew rate as determined by said slew rate determining means into the computation expression as read from said memory section.

Claim 2

Dependent Claim 151 words

Apparatus for computing power consumption in an MOS transistor logic function block, comprising: circuit information deriving means for deriving circuit information appropriate for a logic function block of interest based on input and output varying signals to and from said logic function block, load capacitance data, and a net list; slew rate determining means for determining an input slew rate based on information from said circuit information deriving means; a memory section containing expressions for use in computation of power consumption caused by through-current, each expression corresponding to a different one of various types of logic function blocks and representing power consumption caused by through-current as a function of a slew rate and load capacitance; and means for determining power consumption due to through-current by substituting the slew rate as determined by said slew rate determining means and load capacitance data into the computation expression as read from said memory section.

Claim 3

Dependent Claim 63 words

Apparatus for computing power consumption in an MOS transistor logic function block according to Claim 1, further comprising: means for determining power consumption caused by load capacitance; and means for summing the power consumption as determined by said means for determining power consumption caused by through-current and the power consumption as determined by said means for determining power consumption caused by load capacitance.

Claim 4

Dependent Claim 63 words

Apparatus for computing power consumption in an MOS transistor logic function block according to Claim 2, further comprising: means for determining power consumption caused by load capacitance; and means for summing the power consumption as determined by said means for determining power consumption caused by through-current and the power consumption as determined by said means for determining power consumption caused by load capacitance.

Claim 5

Dependent Claim 50 words

Apparatus for computing power consumption in an MOS transistor logic function block according to Claim 3, further comprising: means for multiplying power consumption in one operation cycle of each logic function block by a number of operating cycles in unit time, and summing the results of respective logic function blocks.

Claim 6

Dependent Claim 50 words

Apparatus for computing power consumption in an MOS transistor logic function block according to Claim 4, further comprising: means for multiplying power consumption in one operation cycle of each logic function block by a number of operating cycles in unit time, and summing the results of respective logic function blocks.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag

Select Category

Notes (Optional)