Patent EP0571092A2 successfully refreshed from Google Patents.
EP0571092A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
Single in-line memory module
Assignee: Sun Microsystems Inc
•
Filing: 1993-04-28
•
Granted: —
•
Expires: 2013-04-28
Abstract
Abstract A single in-line memory module comprising: a printed circuit card having a first and a second face and including connector means for coupling said printed circuit card to a circuit element; a plurality of memory devices disposed on said first and second faces, said memory devices arranged in first, second and third configurations; said first configuration comprising at least two memory elements disposed in a back to back position on said first and second faces and electrically coupled to one another; said second configuration comprising at least two of said first configurations coupled to one another in a side by side arrangement; said third configuration comprising at least two of said second configurations coupled together.
Inventors
- 👤 Andreas Bechtolsheim
- 👤 Edward Frank
- 👤 James Testa
- 👤 Shawn Storm
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-11-02 07:31
CPC Classifications
G; G11; G11C; G11C5/00; G11C5/02; G11C5/04; H; H05; H05K; H05K1/00; H05K1/02; H05K1/11; H05K1/117; H05K1/14; H05K1/141; H05K1/18; H05K1/181; H05K2201/00; H05K2201/09; H05K2201/09209; H05K2201/095; H05K2201/09645; H05K2201/10; H05K2201/10613; H05K2201/10621; H05K2201/10689; H05K2203/00; H05K2203/15; H05K2203/1572; H05K3/00; H05K3/40; H05K3/403; Y; Y10; Y10S; Y10S439/00; Y10S439/951
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
115 words
A single in-line memory module comprising: a printed circuit card having a first and a second face and including connector means for coupling said printed circuit card to a circuit element; a plurality of memory devices disposed on said first and second faces, said memory devices arranged in first, second and third configurations; said first configuration comprising at least two memory elements disposed in a back to back position on said first and second faces and electrically coupled to one another; said second configuration comprising at least two of said first configurations coupled to one another in a side by side arrangement; said third configuration comprising at least two of said second configurations coupled together.
Claim 2
Dependent Claim
27 words
The single in-line memory module as defined by claim 1 further including buffer means for addressing said memory elements, said buffer means coupled to said connector means.
Claim 3
Dependent Claim
75 words
The single in-line memory module as defined by claim 2 wherein said connector means comprises a dual read-out connector structure having a plurality of electrically conductive contact surfaces distributed along a bottom edge of said first and second faces of said single in-line memory module, said contact surfaces on said first face being electrically insulated from said contact surfaces on said second face, said electrically conductive contact surfaces providing addressing information to said buffer means.
Claim 4
Dependent Claim
195 words
A single in-line memory module, said single in-line memory module comprising the elements of: a printed circuit board, said printed circuit board having a first side and a second side, said printed circuit board having a connector edge, said connector edge having a plurality of electrical contacts on said first side and said second side of said printed circuit board; a first set of memory elements arranged on the first side of said printed circuit board, said first memory elements having data lines coupled to said electrical contacts on said connector edge of said printed circuit board; a second set of memory elements arranged on the second side of said printed circuit board, said second memory elements having data lines coupled to said electrical contacts on said connector edge of said printed circuit board, said second set of memory elements being mirror images of said first set of memory elements; a driver circuit mounted substantially centered on said printed circuit board, said driver circuit receiving a plurality of control signals though said electrical contacts, said driver circuit transmitting said controls signals to said first set of memory elements and said second set of memory elements.
Claim 5
Dependent Claim
90 words
A single in-line memory module as claimed in claim 4, wherein said first set of memory elements arranged on the first side of said printed circuit board comprises a first subset arranged to the left of said driver circuit and a second subset arranged to the right of said driver circuit; and said second set of memory elements arranged on the second side of said printed circuit board comprises a third subset being mirror image of said first subset and a fourth subset being mirror image of said second subset.
Claim 6
Dependent Claim
32 words
A single in-line memory module as claimed in claim 5, wherein said first, second, third and fourth subsets of memory elements comprise nine memory elements arranged in a three by three matrix.
Claim 7
Dependent Claim
38 words
A single in-line memory module as claimed in claim 6, wherein said driver circuit transmits said control signals directly to a center memory element in the three by three matrix of said first and second memory element subsets.
Claim 8
Dependent Claim
31 words
A single in-line memory module as claimed in claim 4, wherein said control signals comprise column address strobe (CAS), row address strobe (RAS), write enable (WE), and output enable (OE) signals.
Claim 9
Dependent Claim
18 words
A single in-line memory module as claimed in claim 8, wherein said driver circuit further drives address lines.
Claim 10
Dependent Claim
39 words
A single in-line memory module as claimed in claim 4, wherein said electrical contacts have symmetrical power and ground contacts such that said single in-line memory module is not damaged if said single in-line memory module is inserted incorrectly.
Claim 11
Dependent Claim
37 words
A single in-line memory module as claimed in claim 4, wherein said single in-line memory module provides data in a first data path at least as wide a second data path used an associated central processing unit.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.