Patent US2486342A successfully refreshed from Google Patents.
Patent US3972090A successfully refreshed from Google Patents.
Patent US4020779A successfully refreshed from Google Patents.
Patent EP0216739A2 successfully refreshed from Google Patents.
Patent EP0551648A2 successfully refreshed from Google Patents.
← Back to Patent Explorer
EP0551648A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Method of, system and board for testing an electronic equipment, particularly a telecommunication equipment

Assignee: Alcatel Lucent Italia SpA
•
Filing: 1992-12-23
•
Granted: —
•
Expires: 2012-12-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract There is disclosed a method,system and board for testing an electronic equipment, particularly a telecommunication equipment. Conventionally the electronic equipments are tested as to their functionality, once assembled, as black-boxes, through dedicated test systems. Nearly always, and above all in the field of telecommunication, equipments are composed of set of boards interconnected through a bus and communicating in time division, according to a predetermined protocol. The method according to the present invention proposes to test, as to functionality, with a single apparatus all the individual boards composing the equipment, naturally by using different test sequences.

Inventors

  • 👤 Maurizio Barillari
  • 👤 Lorenzo Lisca
  • 👤 Mariano Baldi
  • 👤 Antonio Rotunno

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-09 07:29
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/31712; G01R31/31717

Claims Analysis

Total Claims: 15
Claim 1
Independent Claim 114 words
Method of testing an electronic equipment, particularly a telecommunication equipment of the type including boards connected each other through a bus and communicating in time division according to a predetermined protocol, characterized in that said boards are tested separately in relation to their functionality and that the testing of a board comprises the steps of a) memorizing a test sequence, b) sending first signals, corresponding to said test sequence, to said board according to said predetermined protocol, c) receiving (through said bus), according to said predetermined protocol, second signals emitted by said board in relation to the sending of said test sequence and corresponding to the response sequence, and d) memorizing said response sequence.
Claim 2
Dependent Claim 27 words
Method according to claim 1, characterized in that said boards are tested separately through connection of a test system with one of said boards at a time.
Claim 3
Dependent Claim 39 words
Method according to claim 1, characterized in that said boards are tested separately through connection of a test system to said bus and by putting first a step of addressing the board to be tested before said sending stop.
Claim 4
Dependent Claim 27 words
Method according to claim 1, characterized in that said testing of a board further comprises the stop of putting out said response sequence in a suitable format.
Claim 5
Dependent Claim 28 words
Method according to claim 1,characterized in that the testing of a board further comprises the step of receiving by an operator said test sequence in a suitable format.
Claim 6
Dependent Claim 27 words
Method according to claim 1, characterized in that said testing of a board comprises a number of test cycles each comprising said steps a), b), c), d).
Claim 7
Dependent Claim 26 words
Method according to claim 6,characterized in that the test sequence relative to a cycle depends on the response sequence relative to at least a previous cycle.
Claim 8
Dependent Claim 103 words
System for testing an electronic equipment,in particular a telecommunication equipment,by respectively sending test sequences and receiving response sequences on and from a bus according to a predetermined protocol,and designed to implement the method of claim 1,characterized in that it comprises a computer capable of storing and processing said test and response sequences,and a test board electrically connected to said computer and adapted to receive from said computer said test sequences and retransmit them on said bus, to receive from said bus said response sequences and retransmit them to said computer,and and to receive and transmit control commands respecpectively from and to said computer.
Claim 9
Dependent Claim 120 words
Board for testing, an electronic equipment particularly a telecommunication equipment,adapted to be used in the system of claim 8,characterized in that it comprises : a) an output interface adapted to send said test sequences according to said predetermined protocol, b) an input interface adapted to receive said response sequences according to said predetermined protocol, c) a control device electrically connected to said input interface and to said output interface, receiving at least one timing signal and designed to control reception and sending of said sequences, and d) an interface to said computer, electrically connected to said output interface and to said input interface for data exchange and designed to transmit and receive commands to and from said control device .
Claim 10
Dependent Claim 23 words
Board according to claim 9,characterized in that said output interface and said input interface are adapted to operate on signals type multichannel PCM.
Claim 11
Dependent Claim 25 words
Board according to claim 9, characterized in that said output interface and said input interface are adapted to operate on signals of the type V24.
Claim 12
Dependent Claim 23 words
Board according to claim 9, characterized in that said output interface and said input interface comprise internal memories capable of storing data temporarily.
Claim 13
Dependent Claim 21 words
Board according to claim 9,characterized in that said interface to said computer is of the type connectable to a computer bus.
Claim 14
Dependent Claim 74 words
Board according to claim 9, characterized in that said control device consists of a communication processor electrically connected by a RAM memory configured by said communication processor as at least a pair of data queues ,one of such queues receiving at the input,from said interface to said computer,said test sequences,the other of said queues receiving at its input said response sequences from said input interface, both said queues being handled by said communication processor.
Claim 15
Dependent Claim 69 words
Board according to claim 14,characterized in that it further comprised a digital signal processor electrically connected to said communication processor,capable of carrying out digital processings on said test sequences to be transmitted and on said received response sequences and in that said RAM memory is configurated additionally as a double-port memory section capable of containing data and program of said digital signal processor ,said program coming from said computer.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag