Patent US6293284B1 successfully refreshed from Google Patents.
Patent EP0544333A2 successfully refreshed from Google Patents.
EP0544333A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
Signal processor circuit
Assignee: Sony Corp
•
Filing: 1992-11-27
•
Granted: —
•
Expires: 2012-11-27
Abstract
Abstract A signal processor circuit is provided in which a pair of luminance signals (OUT1, OUT2) which phases differ spatially by one horizontal line against each other are formed on the basis of output signals of a charge-coupled device imager (1) which delivers and simultaneoulsy outputs independent signals from its all picture elements.
Inventors
- 👤 Osamu c/o Sony Corporation Yagi
- 👤 Toru c/o Sony Corporation Wakagi
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-11-09 11:08
CPC Classifications
H; H04; H04N; H04N25/00; H04N25/40; H04N25/44; H04N25/441; H04N25/70; H04N25/71; H04N25/73
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
51 words
A signal processor circuit wherein a pair of luminance signals which phases differ spatially by one horizontal line against each other are formed on the basis of output signals of a charge-coupled device imager (1) which delivers and simultaneously outputs independent signals (OUT 1, OUT 2) from its all picture elements.
Claim 2
Dependent Claim
32 words
The signal processor circuit according to claim 1, wherein a plurality of horizontal registers (3, 5) are provided for obtaining independent signals from all picture elements of the charge-coupled device imager (1).
Claim 3
Dependent Claim
40 words
The signal processor circuit according to claim 2, wherein the output signals of said plurality of horizontal registers (3, 5) are applied directly and through a delay circuit (10, 40) having a predetermined delay time to a simultaneous circuit (20).
Claim 4
Dependent Claim
19 words
The signal processor circuit according to claim 3, wherein the number of said horizontal registers (3, 5) is two.
Claim 5
Dependent Claim
22 words
The signal processor circuit according to claim 3, wherein said predetermined delay time equals to one horizontal scanning period of an image.
Claim 6
Dependent Claim
40 words
The signal processor circuit according to claim 3, wherein said simultaneous circuit (20) forms the pair of luminance signals on the basis of output signals of said charge-coupled device imager corresponding to six hori zontal scanning lines of an image.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.