Patent EP0530985A2 successfully refreshed from Google Patents.
EP0530985A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
Programmable logic array integrated circuits
Assignee: Altera Corp
•
Filing: 1992-08-06
•
Granted: —
•
Expires: 2012-08-06
Abstract
Abstract A programmable logic array integrated circuit has a plurality of programmable logic elements grouped into a plurality of mutually exclusive groups. Each group includes signal conductors uniquely associated with that group for conveying signals between the programmable logic elements in that group. Other signal conductors are provided for conveying signals between the groups. Multiplexers can be used in various ways to reduce the number of programmable interconnections required between signal conductors.
Inventors
- 👤 Bruce B. Pederson
- 👤 Richard G. Cliff
- 👤 Bahram Ahanin
- 👤 Craig Schilling Lytle
- 👤 Francis B. Heile
- 👤 Kerry Scott Veenstra
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-11-08 15:41
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/1733; H03K19/1737; H03K19/177; H03K19/17704; H03K19/17724; H03K19/17728; H03K19/17736
Claims Analysis
Total Claims: 34
Claim 1
Independent Claim
96 words
In a programmable logic array having a plurality of programmable logic elements, each of which has at least one output lead and at least one of which has at least one input lead, means for selectively connecting any one of said output leads to said input lead comprising: a multiplexer having a plurality of inputs and an output for selectively connecting any one of its inputs to its outputs; means for connecting each of said output leads to a respective one of said multiplexer inputs; and means for connecting said multiplexer output to said input lead.
Claim 2
Dependent Claim
96 words
In a programmable logic array having a plurality of programmable logic elements, each of which has at least one output lead and at least one of which has at least one input lead, means for selectively connecting any one of said output leads to said input lead comprising: a multiplexer having a plurality of inputs and an output for selectively connecting any one of its inputs to its outputs; means for connecting each of said output leads to a respective one of said multiplexer inputs; and means for connecting said multiplexer output to said input lead.
Claim 3
Dependent Claim
18 words
The apparatus defined in claim 1 further comprising: programmable means for controlling the connection made by said multiplexer.
Claim 4
Dependent Claim
89 words
In a programmable logic array having a plurality of programmable logic elements, each of which has at least one input lead and at least one output lead, means for selectively connecting said output leads to said input leads comprising: a multiplexer having a plurality of inputs and an output for selectively connecting any one of its inputs to its output, each of said inputs being connected to a respective one of a plurality of said output leads; and means for selectively connecting said multiplexer output to said input leads.
Claim 5
Dependent Claim
89 words
In a programmable logic array having a plurality of programmable logic elements, each of which has at least one input lead and at least one output lead, means for selectively connecting said output leads to said input leads comprising: a multiplexer having a plurality of inputs and an output for selectively connecting any one of its inputs to its output, each of said inputs being connected to a respective one of a plurality of said output leads; and means for selectively connecting said multiplexer output to said input leads.
Claim 6
Dependent Claim
50 words
The apparatus defined in claim 3 wherein said output leads cross said input leads without possibility of interconnection, and wherein said means for selectively connecting comprises: a multiplexer output lead which crosses said input leads; and means for selectively connecting said multiplexer output lead to each of said input leads.
Claim 7
Dependent Claim
18 words
The apparatus defined in claim 3 further comprising: programmable means for controlling the connection made by said multiplexer.
Claim 8
Dependent Claim
26 words
The apparatus defined in claim 3 wherein said means for selectively connecting comprises: a programmable interconnection between said multiplexer output and each of said input leads.
Claim 9
Dependent Claim
37 words
The apparatus defined in claim 4 wherein said means for selectively connecting said multiplexer output lead to each of said input leads comprises: a programmable interconnection between said multiplexer output lead and each of said input leads.
Claim 10
Dependent Claim
76 words
Apparatus for connecting any one of a plurality of first conductors on an integrated circuit to any of a plurality of second conductors on said circuit comprising: a multiplexer having a plurality of inputs and an output for selectively connecting any one of its inputs to its output, each of said inputs being connected to a respective one of said first conductors; and means for selectively connecting said multiplexer output to any of said second conductors.
Claim 11
Dependent Claim
76 words
Apparatus for connecting any one of a plurality of first conductors on an integrated circuit to any of a plurality of second conductors on said circuit comprising: a multiplexer having a plurality of inputs and an output for selectively connecting any one of its inputs to its output, each of said inputs being connected to a respective one of said first conductors; and means for selectively connecting said multiplexer output to any of said second conductors.
Claim 12
Dependent Claim
50 words
The apparatus defined in claim 8 wherein said second conductors cross said first conductors without possibility of interconnection, and wherein said means for selectively connecting comprises: a multiplexer output lead which crosses said second conductors; and means for selectively connecting said multiplexer output lead to each of said second conductors.
Claim 13
Dependent Claim
18 words
The apparatus defined in claim 8 further comprising: programmable means for controlling the connection made by said multiplexer.
Claim 14
Dependent Claim
26 words
The apparatus defined in claim 8 wherein said means for selectively connecting comprises: a programmable interconnection between said multiplexer output and each of said second conductors.
Claim 15
Dependent Claim
37 words
The apparatus defined in claim 9 wherein said means for selectively connecting said multiplexer output lead to each of said second conductors comprises: a programmable interconnection between said multiplexer output lead and each of said input leads.
Claim 16
Dependent Claim
107 words
Apparatus for applying the signal on any one of a plurality of first signal conductors on an integrated circuit to an input terminal of a signal utilization device on said circuit comprising: a plurality of second signal conductors, each of which is selectively connectable to one conductor in a respective subplurality of said first signal conductors; and a multiplexer having a plurality of inputs and an output for selectively connecting any one of its inputs to its outputs, each of said inputs being connected to a respective one of said second signal conductors, and said output being connected to said input terminal of said signal utilization device.
Claim 17
Dependent Claim
107 words
Apparatus for applying the signal on any one of a plurality of first signal conductors on an integrated circuit to an input terminal of a signal utilization device on said circuit comprising: a plurality of second signal conductors, each of which is selectively connectable to one conductor in a respective subplurality of said first signal conductors; and a multiplexer having a plurality of inputs and an output for selectively connecting any one of its inputs to its outputs, each of said inputs being connected to a respective one of said second signal conductors, and said output being connected to said input terminal of said signal utilization device.
Claim 18
Dependent Claim
59 words
The apparatus defined in claim 13 wherein said first signal conductors are substantially parallel to one another, wherein said second signal conductors are substantially parallel to one another and transverse to said first signal conductors, and wherein the first signal conductors in each of said subpluralities are interdigitated with the first signal conductors in each other of said subpluralities.
Claim 19
Dependent Claim
12 words
The apparatus defined in claim 13 wherein said subpluralities are mutually exclusive.
Claim 20
Dependent Claim
18 words
The apparatus defined in claim 13 further comprising: programmable means for controlling the connection made by said multiplexer.
Claim 21
Dependent Claim
29 words
The apparatus defined in claim 13 wherein the selective connections between said first and second signal conductors are made by programmable interconnections between said first and second signal conductors.
Claim 22
Dependent Claim
29 words
The apparatus defined in claim 17 wherein a single programmable element controls the programmable interconnections between at least two of said second signal conductors and said first signal conductors.
Claim 23
Dependent Claim
12 words
The apparatus defined in claim 18 wherein said subpluralities are mutually exclusive.
Claim 24
Dependent Claim
53 words
The apparatus defined in claim 17 wherein a single programmable element controls (1) the programmable interconnection between a first of said first signal conductors and a first of said second signal conductors, and (2) the programmable interconnection between a second of said first signal conductors and a second of said second signal conductors.
Claim 25
Dependent Claim
119 words
A programmable logic array device having a plurality of programmable logic elements, each of which has at least one input lead and at least one output lead, said programmable logic elements being grouped into a plurality of mutually exclusive groups, said device comprising: a plurality of first signal conductors uniquely associated with each of said groups for selectively connecting the output lead of each of the programmable logic elements in that group to the input lead of other programmable elements in that group; and a plurality of second signal conductors for selectively connecting the output lead of at least one of the programmable logic elements in each group to the input lead of programmable logic elements in other groups.
Claim 26
Dependent Claim
119 words
A programmable logic array device having a plurality of programmable logic elements, each of which has at least one input lead and at least one output lead, said programmable logic elements being grouped into a plurality of mutually exclusive groups, said device comprising: a plurality of first signal conductors uniquely associated with each of said groups for selectively connecting the output lead of each of the programmable logic elements in that group to the input lead of other programmable elements in that group; and a plurality of second signal conductors for selectively connecting the output lead of at least one of the programmable logic elements in each group to the input lead of programmable logic elements in other groups.
Claim 27
Dependent Claim
59 words
The device defined in claim 21 wherein each of said second signal conductors can receive a signal from any one of an associated plurality of said output leads, and wherein said device further comprises: gate means associated with each of said output leads for selectively applying the signal on the associated output lead to the associated second signal conductor.
Claim 28
Dependent Claim
31 words
The device defined in claim 22 further comprising: programmable means for controlling whether or not said gate means applies the signal on the associated output lead to the associated second conductor.
Claim 29
Dependent Claim
111 words
The device defined in claim 21 wherein said groups are disposed on said device in a two-dimensional array, wherein said second signal conductors are substantially parallel to a first dimension of said two-dimensional array and conduct signals between groups which are arrayed substantially parallel to said first dimension, and wherein said device further comprises: a plurality of third signal conductors substantially parallel to a second dimension of said two-dimensional array for selectively connecting the output lead of at least one programmable logic element in each group to the input leads of programmable logic elements in other groups which have array displacement components from said group substantially parallel to said second dimension.
Claim 30
Dependent Claim
37 words
The device defined in claim 24 further comprising: means for selectively connecting each of said third conductors to selected ones of said second conductors in order to selectively connect to the input leads of programmable logic elements.
Claim 31
Dependent Claim
39 words
The device defined in claim 24 further comprising: gate means associated with said at least one programmable logic element for selectively applying the signal on the output lead of that programmable logic element to an associated third signal conductor.
Claim 32
Dependent Claim
32 words
The device defined in claim 26 further comprising: programmable means for controlling whether or not said gate means applies the associated programmable logic element output signal to the associated third signal conductor.
Claim 33
Dependent Claim
74 words
The device defined in claim 24 wherein said at least one programmable logic element comprises: a multiplexer for selectively connecting one of a plurality of inputs to an output, a first of said inputs being connected to the output lead of said at least one programmable logic element, a second of said inputs being connected to one of said third signal conductors, and said output being connected to one of said second signal conductors.
Claim 34
Dependent Claim
18 words
The device defined in claim 28 further comprising: programmable means for controlling the connection made by said multiplexer.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.