Patent EP0524461A2 successfully refreshed from Google Patents.
← Back to Patent Explorer
EP0524461A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Multi-source image real time mixing and anti-aliasing

Assignee: International Business Machines Corp
•
Filing: 1992-07-02
•
Granted: —
•
Expires: 2012-07-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Method and apparatus for implementing a raster graphic display video data path that provides arbitrary mixing of a plurality of images. The video data path is highly parallelized, and employs parallel devices operating under the control of a set of look-up tables (15). The look-up tables are loadable from a controller, such as a host workstation (14). The raster graphic display video data path functions with unlimited screen resolutions, and also enables a variety of different pixel data formats (15) from a potentially large number of different sources. Outputs from several image sources are mixed under the control of the host workstation, with a resultant pixel value being based on (a) a combined translucency coefficient (alpha) of the images, for each image source, and (b) a window identification number assigned by the host workstation. Pixel value conversion to a common predetermined format provides coherency between pixel values generated by a number of different image sources, such as HDTV and graphics servers. A separate frame buffer (FB-1 to FB-N) is allocated for each of the sources.

Inventors

  • 👤 Sung Min Choi
  • 👤 Leon Lumelsky
  • 👤 Alan Wesley Peevers
  • 👤 John Louis Pittas

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-10-26 19:40
CPC Classifications
G; G06; G06T; G06T1/00; H; H04; H04N; H04N5/00; H04N5/222; H04N5/262; H04N5/272; G09; G09G; G09G5/00; G09G5/14; G09G5/36; G09G5/39; G09G5/395; G09G2340/00; G09G2340/12; G09G2340/125

Claims Analysis

Total Claims: 18
Claim 1
Independent Claim 133 words
Image display apparatus, comprising: a plurality of frame buffer means organized in a hierarchical manner so as to provide a highest priority frame buffer means and a plurality of lower priority frame buffer means, each of said frame buffer means storing image pixel data from an associated image source; means, coupled to an output of each of said frame buffer means, for converting a format of the stored image pixel data to a predetermined format, each of said converting means preferably having an input coupled to control means for having data, representing the predetermined format, stored within and; means, having inputs coupled to individual ones of said converting means outputs, for selectively combining an image pixel from each of said plurality of frame buffer means so as to form a composite image pixel.
Claim 2
Dependent Claim 161 words
Image display apparatus as set forth in claim 1, wherein said combining means includes a plurality of means, individual ones of which are interposed between hierarchically adjacent frame buffer means, for selectively generating an image pixel value and for providing the generated image pixel value to an input of a generating means at a next highest level, said generating means being responsive to a control means for (a) providing an image pixel value that is equal to an image pixel value output by a first one of the frame buffer means that is coupled to the input thereof, (b) for providing an image pixel value that is equal to an image pixel value output by a second one of the frame buffer means that is coupled to the input thereof, or (c) for providing an image pixel value that is equal to a combination of the image pixel values output by each of the first and the second frame buffer means.
Claim 3
Dependent Claim 70 words
Image display apparatus as set forth in claim 1 or 2, wherein said combining means comprises, for each frame buffer means, mixer means for mixing together, in accordance with a pixel transparency value provided by the associated frame buffer means, a pixel value from the associated frame buffer means and a pixel value received from a mixer means associated with a frame buffer means at a next lower priority level.
Claim 4
Dependent Claim 133 words
Image display apparatus as set forth in claim 3, wherein said combining means further comprises multiplexer means having a plurality of inputs, wherein one of said inputs is coupled to an output of said mixer means, one of said inputs is coupled to the output of the associated converting means, and one of said inputs is coupled to an output of the mixer means associated with the frame buffer means at the next priority level, said multiplexer means being responsive to a signal generated by control means for selectively providing at an output a value corresponding to one of said three inputs, wherein said control means preferably comprises look-up table means for generating said control signal on a pixel-by-pixel basis in accordance with a pixel color code and a display means window identifier.
Claim 5
Dependent Claim 56 words
Image display apparatus as set forth in claim 4 wherein said pixel color code and said display screen window identifier are stored within one of said frame buffer means that is associated with said control means, wherein said frame buffer means that is associated with said control means preferably is a highest priority frame buffer means.
Claim 6
Dependent Claim 32 words
Image display apparatus as set forth in claim 5, wherein the output of said multiplexer means, that is associated with said highest priority frame buffer means, is coupled to said display means.
Claim 7
Dependent Claim 117 words
Image display apparatus as set forth in any one of claims 3 to 6, wherein said mixer means includes first means for subtracting the converted pixel value output by the associated frame buffer means from the pixel value received from the mixer means associated with the frame buffer means at the next lower priority level, second means for multiplying a difference value output by said first means times a transparency value associated with the pixel value output by the associated frame buffer means, and third means for adding a product value output by said second means to the pixel value received from the mixer means associated with the frame buffer means at the next lower priority level.
Claim 8
Dependent Claim 36 words
Image display apparatus according to any one of the preceding claims, wherein there are N frame buffer means corresponding to N priority levels, and wherein each of said N frame buffer means is interleaved M ways.
Claim 9
Dependent Claim 30 words
Image display apparatus according to any one of the preceding claims, wherein there are (N X M) converting means, and wherein there are ((N X M) - M) combining means.
Claim 10
Independent Claim 106 words
A method for generating video pixel data, comprising the steps of: providing a plurality of frame buffer means organized in a hierarchical manner so as to provide a highest priority frame buffer means and a plurality of lower priority frame buffer means, each of said frame buffer means storing image pixel data from an associated image pixel source; and selectively combining an image pixel from each of said plurality of frame buffer means so as to form a composite image pixel; wherein the step of selectively combining preferably is executed on a pixel-by-pixel basis for each image pixel stored within each of the frame buffer means.
Claim 11
Dependent Claim 69 words
A method as set forth in claim 10, wherein the step of selectively combining comprises the steps of decoding a predetermined pixel color value in conjunction with a display window identifier so as to generate a plurality of control signals for controlling the selective combination of image pixels, wherein the predetermined pixel color value and the display window identifier preferably are stored within a highest priority frame buffer means.
Claim 12
Dependent Claim 61 words
A method according to claim 10 or 11, wherein at least one of the frame buffer means stores, in conjunction with each pixel value stored therein, a transparency value, and wherein the step of selectively combining combines the transparency value with the associated pixel value and with the combined pixel value received from a next lower priority level frame buffer means.
Claim 13
Independent Claim 40 words
A method according to any one of claims 10 to 12, wherein the step of providing comprises a step of converting a format of the stored image pixel data from each of the frame buffer means to a predetermined format.
Claim 14
Dependent Claim 130 words
An integrated circuit device for selectively mixing together image pixel data received from a first input and from a second input, said integrated circuit device including first means for subtracting a pixel value received from the first input from a pixel value received from the second input, second means for multiplying a difference value output by said first means times a pixel transparency value associated with the pixel value received from the first input, and third means for adding a product value output by said second means to the pixel value received from the second input, said integrated circuit device preferably further comprising means for synchronously delaying the pixel value received from the second input by an amount of time required for the operation of the first and second means.
Claim 15
Dependent Claim 228 words
Image display apparatus, comprising: a plurality of frame buffer means organized in a hierarchical manner so as to provide a highest priority frame buffer means and a plurality of lower priority frame buffer means, each of said frame buffer means storing image pixel data from an associated source; and means, interposed between hierarchically adjacent frame buffer means, for generating an image pixel value and for providing the generated image pixel value to an input of another generating means at a next highest level, said generating means being responsive to control signals for (a) providing an image pixel value that is equal to an image pixel value output by a first one of the frame buffer means that is coupled to the input thereof, (b) for providing an image pixel value that is equal to an image pixel value output by a second one of the frame buffer means that is coupled to the input thereof, or (c) for providing an image pixel value that is equal to a combination of the image pixel values output by each of the first and the second ones of the frame buffer means, said image display apparatus preferably further including means, coupled to an output of each of said frame buffer means, for converting a format of the stored image pixel data to a predetermined format which preferably is R, G, B.
Claim 16
Dependent Claim 55 words
Image display apparatus as set forth in claim 15, wherein said generating means is responsive to a pixel transparency value output by an associated one of said frame buffer means for mixing the image pixel values output by each of the first and the second frame buffer means in accordance with the pixel transparency value.
Claim 17
Dependent Claim 74 words
Image display apparatus as set forth in claim 15 or 16, wherein said control signals are generated by control means that includes look-up table means for generating the control signals on a pixel-by-pixel basis in accordance with a pixel color code and a display means window identifier, wherein said pixel color code and said display screen window identifier are stored within one of said frame buffer means that is associated with said control means.
Claim 18
Dependent Claim 114 words
Image display apparatus according to any one of claims 15 to 17, wherein said generating means includes first means for subtracting the pixel value output by the associated frame buffer means from the pixel value received from the generating means associated with the frame buffer means at the next lower priority level, second means for multiplying a difference value output by said first means times a transparency value associated with the pixel value output by the associated frame buffer means, and third means for adding a product value output by said second means to the pixel value received from the generating means associated with the frame buffer means at the next lower priority level.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag