Patent EP0520759A2 successfully refreshed from Google Patents.
← Back to Patent Explorer
EP0520759A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Solid state camera apparatus

Assignee: Sony Corp
•
Filing: 1992-06-24
•
Granted: —
•
Expires: 2012-06-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A solid state camera apparatus (3) converts image signals read from a solid state image-sensing device (1) at a reading clock rate of a first frequency f CCD to digital video signals at the reading clock rate, converts (5) the resulting digital video signal using a clock signal of a second frequency f STD [f STD = f CCD* n/m (where m and n are positive integers and m > n)] to form digital video signals with a transmission clock rate of the second frequency f STD , and applies image processing (6, 7) to the digital video signals at the reading clock rate of the first frequency f CCD so as to form output video signals.

Inventors

  • 👤 Fumio c/o Patents Division Nagumo
  • 👤 Takashi C/O Patents Division Asaida

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-09 20:38
CPC Classifications
H; H04; H04N; H04N25/00; H04N25/70; H04N25/71; H04N25/75; H04N23/00; H04N23/80; H04N23/84; H04N23/843; H04N25/10; H04N25/11; H04N25/745; H04N2209/00; H04N2209/04; H04N2209/041; H04N2209/042; H04N2209/045; H04N2209/046

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 174 words
A solid-state camera apparatus comprising: a solid state image-sensing device (1); an analogue/digital conversion means (3) for converting image signals read by said solid state image-sensing device (1) at a reading clock rate of a first frequency f CCD into a digital video signal at said reading clock rate; a rate conversion means (5) for receiving an input digital video signal output from said analogue/digital conversion means (3), converting the clock rate of said digital video signal based on a clock signal of a second frequency f STD [f STD = f CCD* n/m (where m and m are positive integers and m > n) ], and forming a digital video signal of a transmission clock rate of said second frequency f STD ; and a data processing means (6, 7) for performing image processing at said transmission clock rate on the digital video signal of said transmission clock rate output from said rate conversion means (5), the output signal of said data processing means (6, 7) being output as an output video signal.
Claim 2
Dependent Claim 41 words
Apparatus according to claim 1 further comprising a parallel/serial conversion means (8) for converting the output signal of said data processing means (6, 7) from parallel to serial format and to output the converted video signal as said output video signal.
Claim 3
Dependent Claim 373 words
A solid state camera apparatus comprising: a solid state image-sensing device (1); a clock signal generating means (13, 14) for output of a reading clock signal of a first frequency f CCD ₁ or a second frequency f CCD ₂; an analogue/digital conversion means (3) which is selectively supplied with a reading clock signal of said first frequency f CCD1 or said second frequency f CCD ₂ generated at said clock generating means (13, 14) and for converting a first video signal or a second video signal read out from said solid state image-sensing device (1) having a predetermined number of pixels to a first digital video signal or a second digital video signal based on the reading clock signal of said first frequency f CCD ₁ or the reading clock signal of said second frequency f CCD ₂; a rate conversion means (5) which is supplied with said first digital video signal or said second digital video signal from said analogue/digital conversion means (3) and for converting said first digital video signal or said second digital video signal respectively to a digital video signal of a transmission clock rate of a third frequency f STD ₁ [f STD ₁ = f CCD1* n/m (where m and n are positive integers and m > n) ] or a digital video signal of a transmission clock rate of a fourth frequency f STD ₂ [f STD ₂ = f CCD2* n/m (where m and n are positive integers and m > n) ], said third frequency f STD ₁ being equal to the sampling frequency of a first video signal format and said fourth frequency f STD ₂ being equal to a sampling frequency of a second video signal format; and a data processing means (6, 7) for performing image processing on the digital signal of the transmission clock rate of said third frequency f STD1 or the digital video signal of the transmission clock rate of said fourth frequency f STD ₂ output from said rate conversion means (5), the output signal of said data processing means (6, 7) being output as an output video signal of said first video signal format or an output video signal of said second video signal format.
Claim 4
Dependent Claim 45 words
Apparatus according to claim 3 further comprising a switching means (12) for selectively supplying a reading clock signal of said first frequency f CCD1 and said second frequency f CCD ₂ selectively to said solid state image-sensing device (1) and said analogue/digital conversion means (3).
Claim 5
Dependent Claim 57 words
Apparatus according to claim 3 further comprising a parallel/serial conversion means (8) for converting image processed digital signals of a transmission clock rate of said third frequency f STD1 or image processed digital signals of a transmission clock rate of said fourth frequency f STD ₂, output from said data processing means (6, 7) to serial signals.
Claim 6
Dependent Claim 165 words
A solid state camera apparatus comprising: a solid state image-sensing device (1) for digitizing video signals read out at a reading clock rate of a first frequency f CCD ₁ or a second frequency f CCD2 at a clock rate of said first frequency f CCD1 or said second frequency f CCD2 and converting the digital video signals of a clock rate of said first frequency f CCD ₁ or said second frequency f CCD ₂ to digital video signals of a clock rate of a third frequency f STD1 or digital video signals of a clock rate of a fourth frequency f STD2 so as to obtain video signals of a first video signal format or a second video signal format, the number of pixels being selected based on this: and a clock signal generating means (13, 14) for supplying a reading clock signal of said first frequency f CCD ₁ or said second frequency f CCD2 to said solid state image-sensing device (1).
Claim 7
Dependent Claim 277 words
A solid state camera apparatus comprising a solid state image-sensing device (31); an analogue/digital conversion means (33) for converting video signals read by said solid state image-sensing device (31) at a reading clock rate of a first frequency f CCD into a digital video signal at said reading clock rate; a first rate conversion means (35) which is supplied with said digital video signal output from said analogue/digital conversion means (33) and for converting the clock rate of said digital video signal based on a clock signal of a second frequency 2f STD [f STD = f CCD* n/m (where m and n are positive integers and m > n)] and forming a digital video signal of a processing clock rate of said second frequency 2f STD ; a data processing means (36, 37) for performing image processing at a processing clock rate of said second frequency 2f STD on the digital video signal of said second frequency 2f STD output from said first rate conversion means (35); a second rate conversion means (38) for converting the digital video signal of a processing clock rate of said second frequency 2f STD output from said data processing means (36, 37) to a digital video signal of a transmission clock rate of a third frequency f STD ; and a digital/analogue conversion means (40) for converting a digital video signal of a processing clock rate of said second frequency 2f STD output from said data processing means (36, 37) to an analogue signal; the output signal of said second rate conversion means (38) and the output signal of said digital/analogue conversion means (40) being output as output video signals.
Claim 8
Dependent Claim 39 words
Apparatus according to claim 7 further comprising a parallel/serial conversion means (39) for converting digital video signals of a transmission clock rate of said third frequency f STD output from said second rate conversion means (38) to serial signals.
Claim 9
Dependent Claim 233 words
A solid state camera apparatus comprising: a solid state image-sensing device (1G) for picking up green colour images, a solid state image-sensing device (1R) for picking up red colour images, and a solid state image-sensing device (1B) for picking up blue colour images disposed shifted spatially by exactly 1/2 of the repetition pitch of the pixels; an analogue/digital conversion means (3) for converting the various colour signals read out at a reading clock rate of a first frequency f CCD from the respective solid state image-sensing devices (1G, 1R, 1B) to digital colour signals at said reading clock rate; a rate conversion means (5) which is supplied with the various digital colour signals of said reading clock rate output from said analogue/digital conversion means (3) and for converting the clock rates of said various digital colour signals based on the clock signal of a second frequency f STD [f STD = f CCD* n/m (where m and n are positive integers and m > n)] and forming various digital colour signals of a transmission clock rate of said second frequency f STD ; and a data processing means (6, 7) for performing image processing at said reading clock rate on the various digital colour signals of said reading clock output from said rate conversion means (5), the output signal of said data processing means (6, 7) being output as an output video signal.
Claim 10
Dependent Claim 65 words
Apparatus according to claim 9 wherein said rate conversion means (5) has an n of an odd number and has, with respect to the green signal, red signal and blue signal, an interpolation filter for up-conversion wherein the pass band of frequencies 0 to f STD /2 has substantially the same characteristics, and has different characteristics where the carrier phase inverts at nf CCD .
Claim 11
Dependent Claim 319 words
A solid state camera apparatus comprising: a solid state image-sensing device (31G) for picking up green colour images, a solid state image-sensing device (31R) for picking up red colour images, and a solid state image-sensing device (31B) for picking up blue colour images arranged shifted spatially by exactly 1/2 of the repetition pitch of the pixels; an analogue/digital conversion means (33) for converting the various colour signals read out at a reading clock rate of a first frequency f CCD from the respective solid state image-sensing devices (31G, 31R, 31B) to digital colour signals at said reading clock rate; a rate conversion means (35) which is supplied with the various digital colour signals of said reading clock rate output from said analogue/digital conversion means (33) and for converting the clock rates of said various digital colour signals based on the clock signal of a second frequency 2f STD [f STD = f CCD* n/m (where m and n are positive integers and m > n) ] and forming various digital colour signals of a processing clock rate of said second frequency 2f STD ; and a data processing means (36, 37) for performing image processing at said processing clock rate on the various digital colour signals of said reading clock rate output from said rate conversion means (35); a second rate conversion means (38) for converting digital video signals of said processing clock rate output from said data processing means (36, 37) to the various digital colour signals of a transmission clock rate of a third frequency f STD , said digital video signals of a transmission clock rate of said third frequency f STD being output as an output video signal; and a digital/analogue conversion means (40) for converting digital video signals of said processing clock rate from said data processing means (36, 37) to analogue video signals, said analogue video signals being output as output video signals.
Claim 12
Dependent Claim 66 words
Apparatus according to claim 11 wherein said rate conversion means (35) has an n of an odd number and has, with respect to the green signal, red signal and blue signal, an interpolation filter for up-conversion wherein the pass band of the frequencies 0 to f STD /2 has substantially the same characteristic, and has different characteristics where the carrier phase inverts at nf CCD .

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag