Patent EP0514587A2 successfully refreshed from Google Patents.
EP0514587A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
A process of linearizing non-linear analog-to-digital conversion the process and circuit for performing
Assignee: Samsung Electronics Co Ltd
•
Filing: 1991-11-13
•
Granted: —
•
Expires: 2011-11-13
Abstract
Abstract A circuit for linearizing analog-to-digital output is shown in Figure 2, with an analog signal V i transmitted by input circuit 10 is applied to an input port of an analog-to-digital converter 12 controlled by a sampling signal V s , to provide digital data V d on an "N" bit data bus 14. An analog-to-digital linearizing memory 16 storing a look-up table of digital values, is coupled to bus 14 to receive the digital data V d , and to respond to the digital data V d by providing true linear digital values from the look-up table to digital data processing system DSP 20 via an "N" bit data bus 18. A microprocessor 22 is temporarily coupled between the output port of converter 12 and the input port of memory 16 via bus 14, to serve as a switch between bus 14 and a programming memory 24 containing a table of true linear digital values V t . A known test signal is applied to input circuit 10, and true linear digital values V t stored in programming memory 24, are then read into linearizing memory 16 to provide an accurate and reliable relation to a characteristic such as the amplitude of each step of the known test signal over the entire range of the known test signal.
Inventors
- 👤 Chandrakant B. Patel
- 👤 Thomas Meyer
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-11-09 22:04
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/10; H03M1/1009; H03M1/1033; H03M1/1038; H03M1/1042; H03M1/12
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
118 words
An analog-to-digital converter, comprising: means for converting amplitudes of a plurality of corresponding successive intervals of an analog signal into first digital values representative of said successive intervals of said analog signal; and means for storing a plurality of second digital values at different corresponding ones of a plurality of distinct addresses, said plurality of distinct addresses corresponding to specific ones of said plurality of first digital values, said plurality of second digital values extending over a range and exhibiting a linear relation over said range to said amplitudes of said analog signal, and for responding to reception of said first digital values by addressing said linear values stored at corresponding ones of said plurality of distinct address.
Claim 2
Dependent Claim
70 words
The converter of claim 1, further comprised of: means for providing said plurality of second digital values; and means connectable between said converting means and said storing means, for responding to application of a test signal exhibiting known values of said amplitudes to said converting means as said analog signal, by reading said plurality of second digital values into said storage means at addresses corresponding to said first digital values.
Claim 3
Dependent Claim
113 words
An analog-to-digital converter, comprising: means for converting a characteristic of a plurality of successive intervals of an analog signal into first digital values representative of said successive intervals of said analog signal; and means coupled to said converting means to receive said first digital values, for storing a plurality of second digital values at different corresponding ones of a plurality of distinct addresses, said plurality of second digital values extending over a range and exhibiting a linear relation over said range to said characteristic of said analog signal, and for responding to reception of said first digital values by providing said linear values stored at corresponding ones of said plurality of distinct address.
Claim 4
Dependent Claim
70 words
The converter of claim 3, further comprised of: means for providing said plurality of second digital values; and means connectable between said converting means and said storing means, for responding to application of a test signal exhibiting known values of said characteristic to said converting means as said analog signal, by reading said plurality of second digital values into said storage means at addresses corresponding to said first digital values.
Claim 5
Dependent Claim
30 words
The converter of claim 3, further comprised of said converting means operating upon amplitude of said analog signal as said characteristic, by converting said amplitude into said first digital values.
Claim 6
Dependent Claim
30 words
The converter of claim 4, further comprised of said converting means operating upon amplitude of said analog signal as said characteristic, by converting said amplitude into said first digital values.
Claim 7
Dependent Claim
106 words
A process for converting analog signals into digital signals, comprising: converting a characteristic of a plurality of successive intervals of analog signal into first digital values representative of said successive intervals of said analog signal; and storing a plurality of second digital values at different corresponding ones of a plurality of distinct addresses, said plurality of second digital values extending over a range and exhibiting a linear relation over said range of said characteristics of said analog signal; and responding to reception of said first digital values by providing as output digital signals, said linear values stored at corresponding ones of said plurality of distinct address.
Claim 8
Dependent Claim
57 words
The process of claim 7, further comprised of: providing said plurality of second digital values; and responding to application of a test signal exhibiting known values of said characteristic to said converting means as said analog signal, by reading said plurality of second digital values into said storage means at addresses corresponding to said first digital values.
Claim 9
Dependent Claim
27 words
The process of claim 7, further comprised of operating upon amplitude of said analog signal as said characteristic, by converting said amplitude into said first digital values.
Claim 10
Dependent Claim
30 words
The process of claim 8, further comprised of said converting means operating upon amplitude of said analog signal as said characteristic, by converting said amplitude into said first digital values.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.