Patent EP0472804B1 successfully refreshed from Google Patents.
← Back to Patent Explorer
EP0472804B1 Expired / Lapsed EP ⏱️ 0.0 years remaining

Copper germanium compounds capable of being produced at low temperature

Assignee: International Business Machines Corp
•
Filing: 1991-03-02
•
Granted: 1997-07-30
•
Expires: 2011-03-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Mohamed Osama Aboelfotoh
  • 👤 Lia Krusin-Elbaum
  • 👤 Yuan-Chen Sun

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-08 23:39
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/01; H10D64/011; H10D64/0111; H10D64/0112; H10D64/01125; H10D64/013; H10D64/01302; H10D64/01304; H10D64/01314; H10D64/01318; H10D64/60; H10D64/62; H10D64/64; H10D64/66; H10D64/661; H10D64/662; H10D64/663; H10P; H10P14/00; H10P14/40; H10P14/412; H10P14/414; H10P50/00; H10P50/20; H10P50/26; H10P50/264; H10P50/266; H10P50/267; H10P50/268; H10P50/60; H10P50/66; H10P50/663; H10P50/667; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/032; H10W20/033; H10W20/036; H10W20/038; H10W20/047; H10W20/056; H10W20/40; H10W20/41; H10W20/425; H10W20/45; H10W20/48; H10D64/01332; H10D64/01336; H10D64/667

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 152 words
A VLSI method for producing low resistance, self-aligned Cu 3 Ge, for advanced bipolar, CMOS, and BiCMOS devices comprising the steps of: providing a single crystalline semiconductor substrate (73) having at least one doped region (72) formed therein; depositing a layer (71) of SiO 2 on said substrate with at least one opening to the substrate surface at said doped region; selectively depositing a layer of Ge (78) on said exposed region on the substrate surface; depositing a Cu layer (79) on said Ge layer, whereby the Ge layer is held at room temperature; heating said layers to a temperature in the range of about 150 - 200°C to form a layer (80) of Cu 3 Ge; and removing the unreacted Cu of said Cu layer remaining after heating with a selective etch, preferably by selectively wet etching in a 10:1 solution of HNO 3 :H 2 O with selectivity of 15:1.
Claim 2
Dependent Claim 25 words
A method as in claim 1 wherein said Cu 3 Ge layer is additionally formed as a gate metal (92) directly on SiO 2 .
Claim 3
Dependent Claim 21 words
A method as in claim 2 wherein said Cu 3 Ge layer is formed as a gate metal directly on polysilicon.

References Cited (Backward Citations)

EP0419763A1 Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag