Patent EP0434040A2 successfully refreshed from Google Patents.
← Back to Patent Explorer
EP0434040A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Maximum likelihood sequence estimation apparatus

Assignee: Mitsubishi Electric Corp
•
Filing: 1990-12-19
•
Granted: —
•
Expires: 2010-12-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A maximum likelihood sequence estimation apparatus for estimating a transmitted signal sequence from a received signal sequence and an estimated channel impulse response characteristic. A merge detection circuit computes a time required for respective merges, that is, the time required for convergence of all possible path to one state, instructs the maximum likelihood sequence estimation circuit to output a decided maximum likelihood data sequence to a channel impulse response characteristic estimation circuit based on such merge time and instructs a received signal hold circuit to output a held received signal to the channel impulse response characteristic estimation circuit. Thereafter, the channel impulse response characteristic estimation circuit immediately estimates the channel impulse response characteristic using the data from the maximum likelihood sequence estimation circuit and the received signal hold circuit. The apparatus allows the channel impulse response characteristic to be estimated at a higher speed, thus improving system efficiency.

Inventors

  • 👤 Hiroshi C/O Mitsubishi Denki K.K. Kubo

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-10-27 23:06
CPC Classifications
H; H03; H03M; H03M13/00; H03M13/37; H03M13/39; H03M13/41; H04; H04L; H04L25/00; H04L25/02; H04L25/03; H04L25/03006; H04L25/03178; H04L25/03337

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 218 words
A maximum likelihood sequence estimation apparatus for determining the identity of a received sequence of digital data, comprising: a received signal hold circuit for holding a received signal and outputting the signal depending on an output instruction; a maximum likelihood sequence estimation circuit for inputting said received signal and determining all possible sequences of data, determining the sequences having a highest probability of generation on the basis of a channel impulse response characteristic estimation value and storing such sequences at surviving paths, deciding as a maximum likelihood sequence the final surviving path at a point where all surviving paths converge to a single path and outputting such data as a final estimated received data sequence; a merge detection control circuit for detecting the convergence or merge of said surviving paths and transmitting an instruction for outputting said final estimated data sequence to said maximum likelihood sequence estimation circuit and an instruction for outputting said received signal to said received signal hold circuit; and a channel impulse response characteristic estimation circuit for estimating a channel impulse response characteristic value based on the outputs of said maximum likelihood sequence estimation circuit and received signal hold circuit and supplying the channel impulse response characteristic estimation value to said maximum likelihood sequence estimation circuit as an updated channel impulse response characteristic value.
Claim 2
Dependent Claim 27 words
A maximum likelihood sequence estimation apparatus according to claim 1, wherein said maximum likelihood sequence estimation circuit determines the maximum likelihood sequence according to the Viterbi algorithm.
Claim 3
Dependent Claim 32 words
A maximum likelihood sequence estimation apparatus according to claim 2, wherein said channel impulse response characteristic estimation circuit calculates the channel impulse response characteristic according to the mean square error (MSE) method.
Claim 4
Independent Claim 182 words
A method of estimating a channel impulse response characteristic value of a communication channel over which digital data is received, as a calculation parameter in a maximum likelihood sequence estimation process for estimating a maximum likelihood data sequence, comprising the steps of: holding a received signal and outputting the signal in response to an output instruction; determining the sequences having a highest probability of generation on the basis of a channel impulse response characteristic estimation value and storing such sequences at surviving paths, deciding as a maximum likelihood sequence the final surviving paths at a point where all surviving paths converge to a single path and outputting such data as a final estimated received data sequence; detecting the convergence or merge of said possible sequences and transmitting an instruction for outputting said final estimated data sequence and an instruction for outputting said received signal; and estimating a channel impulse response characteristic value based on the outputted final surviving path and the outputted held received signal and supplying the channel impulse response characteristic estimation value as an updated channel impulse response characteristic value.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag