Patent EP0430040A2 successfully refreshed from Google Patents.
← Back to Patent Explorer
EP0430040A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Method of forming a conductive via plug or an interconnect line of ductile metal within an integrated circuit using mechanical smearing

Assignee: Micron Technology Inc
•
Filing: 1990-11-20
•
Granted: —
•
Expires: 2010-11-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method of forming a conductive via plug or an interconnect line, or both, of ductile metal within an integrated circuit using mechanical smearing. The process begins with a wafer having a dielectric layer (16), the upper surface of which has been planarized. If both conductive via plugs and interconnect lines are both required within the circuit, a first photomask (17) defines the interconnect lines. A first etch creates channels (18) in the interconnect line locations. A second photomask (19) defines the vias. A second etch creates the vias (20) which pass through the dielectric layer to conductive regions (14) below where contact is to be made. A ductile metal layer (21) is then deposited on top of the dielectric layer (16). The ductile metal layer (21) is then mechanically smeared or deformed in order to force metal from that layer more deeply into the channels (18) and vias (20). The wafer is then slurry polished until all excess metal is removed and the via and channel topography is coplanar with the dielectric layer surface. At this point conductive via plugs (22) and interconnect lines (23) are fully formed.

Inventors

  • 👤 Trung Tri Doan

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-02 09:06
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/071; H10W20/081; H10W20/084; H10P; H10P52/00; H10P52/40; H10P52/403; H10W20/031; H10W20/056; H10W20/059; H10W20/062

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 130 words
A method of forming a conductive path of ductile metal within an exposed, planarized dielectric layer (16) of an integrated circuit comprising the following sequence of steps: a) masking said dielectric layer with a photoresist mask (17 or 19) in order to define the geometries of said conductive path; b) etching said dielectric layer (16) in order to create a depression (18 or 20) within said dielectric layer (16); c) removing said photoresist mask (17 or 19); d) deposition of a ductile metal layer (921) on top of said dielectric layer (16); e) smearing the metal layer (21) in order to force metal from said ductile metal layer more completely into said depression (18 or 20); and f) removing excess metal that is not in said depression (18 or 20).
Claim 2
Dependent Claim 32 words
The method of Claim 1, which further comprises a high-temperature step following the removal of excess metal, said high-temperature step causing the metal remaining in said depression (18 or 20) to recrystallize.
Claim 3
Independent Claim 221 words
A method of forming an interconnect line within an exposed planarized dielectric layer (16) of an integrated circuit, said interconnect line communicating with a conductive plug within a via that contacts a conductive layer (14) below said dielectric layer (16), said method comprising the following steps: a) masking said dielectric layer (16) with a first photoresist mask (17) in order to define the geometries of said interconnect line; b) subjecting said dielectric layer (16) to a first etch in order to create an interconnect line channel (18) in said dielectric layer (16); c) removing said first photoresist mask (17); d) masking said dielectric layer with a second photoresist mask (19) in order to define the geometries of said via, said via being at least partially coincident with said interconnect line channel (18); e) subjecting said dielectric layer (16) to a second etch in order to create a via (20) which extends through said dielectric layer (16) to said conductive layer (14); f) deposition of a ductile metal layer (21) on top of said dielectric layer (16); g) smearing the ductile metal layer (21) in order to force metal from said metal layer more completely into said via (20) and into said channel (18); and h) removing excess metal that which is not in said via (20) or in said channel (18).
Claim 4
Dependent Claim 31 words
The method of Claim 3, which further comprises a high-temperature step following the removal of excess metal, which recrystallizes the metal remaining in said via (20) and in said channel (18).
Claim 5
Independent Claim 22 words
The method of any of Claims 1 to 4, wherein the removal of excess metal is accomplished with a slurry polishing operation.
Claim 6
Independent Claim 31 words
The method of any of claims 1 to 5, wherein said smearing of the metal layer (21) is accomplished with a rotating disk maintained in contact with said metal layer (21).
Claim 7
Dependent Claim 16 words
The method of Claim 6, wherein said disk is made of a durable polymer plastic material.
Claim 8
Dependent Claim 12 words
The method of Claim 6, wherein said disk is made of metal.
Claim 9
Independent Claim 19 words
The method of any of Claims 6 to 8, wherein said disk is rotated in a reciprocatingly bidirectional manner.
Claim 10
Independent Claim 30 words
The method of any of Claims 1 to 5, wherein said smearing of the metal layer is accomplished with a non-rotating, vibrating pad maintained in contact with said metal layer.
Claim 11
Dependent Claim 16 words
The method of Claim 10, wherein said pad is made of a durable polymer plastic material.
Claim 12
Dependent Claim 12 words
The method of Claim 10, wherein said pad is made of metal.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag