Patent EP0411464A2 successfully refreshed from Google Patents.
← Back to Patent Explorer
EP0411464A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Flat panel display controller using dual-port memory

Assignee: Toshiba Corp
•
Filing: 1990-07-25
•
Granted: —
•
Expires: 2010-07-25
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract CRT display data output by a CRT controller (31) is written in a frame memory at display timings of a CRT, and is read out of the frame memory at display timings of a flat panel display. The frame memory is consti­tuted by a dual-port memory. A flat panel display-­controlling circuit writes the display data, output by the CRT controller, in the frame memory through the data write port of the dual-port memory, and reads the display data out of the frame memory through the data read port of the dual-port memory in synchronism with the display timings of the flat panel display. The data writing operation and the data reading operation are performed concurrently.

Inventors

  • 👤 Hiroki C/O Intellectual Property Division Zenda

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-02 16:55
CPC Classifications
G; G06; G06F; G06F3/00; G06F3/14; G06F3/147; G06F3/1475; G09; G09G; G09G3/00; G09G3/20; G09G3/34; G09G3/36; G09G3/3611; G09G5/00; G09G5/36; G09G5/363; G09G5/366; G06F3/1423; G06F3/1431; G09G3/2007

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 200 words
A flat panel display control apparatus for displaying data on a flat panel display unit (40) and a cathode ray tube (CRT) display unit, which comprises: video random access memory (RAM) (33) for storing display data to be shown on the flat panel display (40) unit and the CRT display unit (50); a CRT controller (31) for reading the display data out of the video RAM at predetermined CRT display timings; a frame memory (70) for storing display data to be displayed on the flat panel display; and a flat panel display-controlling circuit (32) for reading the display data stored in the frame memory and displays the readout display data on the flat panel display unit and the CRT display unit, characterized in that: said frame memory includes a dual-port memory (71, 73), and said flat panel display-controlling circuit (32) display-controls the flat panel display unit, reads the display data from the video RAM by the CRT controller, writes the display data in the frame memory in synchronism with the predetermined CRT display timings, and reads the display data stored in the frame memory at predetermined flat panel display timings to perform display control of the flat panel display unit.
Claim 2
Dependent Claim 200 words
A flat panel display control apparatus for displaying data on a flat panel display unit (40) and a cathode ray tube (CRT) display unit, which comprises: video random access memory (RAM) (33) for storing display data to be shown on the flat panel display (40) unit and the CRT display unit (50); a CRT controller (31) for reading the display data out of the video RAM at predetermined CRT display timings; a frame memory (70) for storing display data to be displayed on the flat panel display; and a flat panel display-controlling circuit (32) for reading the display data stored in the frame memory and displays the readout display data on the flat panel display unit and the CRT display unit, characterized in that: said frame memory includes a dual-port memory (71, 73), and said flat panel display-controlling circuit (32) display-controls the flat panel display unit, reads the display data from the video RAM by the CRT controller, writes the display data in the frame memory in synchronism with the predetermined CRT display timings, and reads the display data stored in the frame memory at predetermined flat panel display timings to perform display control of the flat panel display unit.
Claim 3
Dependent Claim 80 words
A display controller according to claim 1, characterized in that one port of each of the dual-port memories constituting the frame memory means serves as a data write port, and another port thereof serves as a data read port, and the flat panel display-controlling circuit writes the display data in the data write port in synchronism with the CRT display timings and reads the display data out of the data read port in synchro­nism with the flat panel display timings.
Claim 4
Dependent Claim 42 words
A display controller according to claim 2, characterized in that said flat panel display-­controlling circuit performs, in parallel, the writing of the display data in the data write port and the reading of the display data out of the data read port.
Claim 5
Dependent Claim 21 words
A display controller according to claim 1, characterized in that said flat panel display unit is a liquid crystal display unit.
Claim 6
Dependent Claim 20 words
A display controller according to claim 1, characterized in that said flat panel display unit is a plasma display unit.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag